0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
VSC7969YD2

VSC7969YD2

  • 厂商:

    VITESSE

  • 封装:

  • 描述:

    VSC7969YD2 - 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect - Vitesse...

  • 数据手册
  • 价格&库存
VSC7969YD2 数据手册
VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 Features • Integrated TIA and Limiting Amplifier • Low Power Consumption for SFF Applications • TO Package-Compatible Layout • On-Chip Signal Detect • On-Chip Linear Photocurrent Monitor • Single 3.3V Supply • 5V Supply Operation via Wirebond Option • Compatible with PIN or Avalanche Detectors • Packages: 16-Pin TSSOP, TO-46, Bare Die 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Applications • 2.488Gb/s, 3.125Gb/s SONET OC-48/ SDH STM-16 • 2.125Gb/s Fibre Channel • 2.5Gb/s or 3.125Gb/s Ethernet Applications with 8B/10B Overhead • SFF Transceivers General Description The VSC7969 is a 3.125Gb/s transimpedance amplifier IC with a built-in limiting amplifier, a signal detect feature and a photocurrent monitor. The VSC7969 does not require any external electrical components in the construction of a high performance optical receiver such as for SONET/SDH applications. The analog output is a differential signal with a minimum amplitude of 200mVp-p (single-ended). The VSC7969 operates with a single power supply with a maximum power dissipation of 300mW. A PIN photodiode or APD can be connected and separately biased to provide optimal performance. The VSC7969 provides filtered bias for MSM and PIN photodetectors; applications using an APD photodetector must supply bias separately. The VSC7969 also provides a photocurrent monitor whose output is linearly proportional to the input photocurrent. The VSC7969 can operate from a single +3.3V supply or a +5V or -5.2V supply. The VSC7969 is offered in die form and in a 16-pin plastic thin-shrink small outline package (TSSOP-16). A fully tested TO-46 outline packaged receiver with a photodetector is also available. Block Diagram VCCS Filter +3.3V Regulator +5V +3.3V VCCD GND Dual power supply pins are provided for +5V or +3.3V operation. Only one power supply pin should be connected. 50Ω In 50Ω VOUTP VOUTN Signal Detect Outputs need to be AC-coupled 0.1µF 0.1µF SD_OUT SD_ADJ VSC7969 Monitor IMON G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 1 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Advance Product Information VSC7969 Electrical Characteristics Table 1: AC Specifications Symbol ∆IPH IPHS-AVG Parameter Input Photocurrent Swing Min Typ Max 2.2 Units mA Conditions Peak-to-peak AC current amplitude -23dBm average optical power with a detector responsitivity of 0.8A/W. -23dBm average optical power with a detector responsitivity of 0.8A/W. Single-ended peak-to-peak measurement, IIN >20µA. Differential peak-to-peak measurement, IIN >20µA. At 2.2mAp-p input photocurrent swing. 20% to 80%. Differential measurement Modulation frequency between FL and BW Referenced to 10MHz, CPD = 0.6pF Referenced to 10MHz, CPD = 0.6pF with no external components Single-ended 30kHz to 2.5GHz Bias voltage on detector at 2.0V Electrical measurement on SD pin Average photocurrent with SD open. Average photocurrent with SD open. Average photocurrent with SD shorted to ground. Average photocurrent with SD shorted to ground. Average Photocurrent Sensitivity 4 µA IPHS-PEAK ∆VOUT-SE ∆VOUT-DIFF tR, tF ZT(1) ∆ZT(1) BW Peak Input Photocurrent Sensitivity Single-Ended Output Voltage Amplitude Differential Output Voltage Amplitude Rise and Fall Time Transimpedance Gain Ripple in Passband Transimpedance Upper -3dB Bandwidth 2.2 20k 8 µA 200 400 250 500 60 27k 1 2.5 300 600 100 40k mV mV ps Ω dB 3.0 GHz FL ZO PSRR INOISE CPD SDH SDA-OPEN SDD-OPEN SDA-SHORT SDD-SHORT SDHIGH SDLOW Lower -3dB Cutoff Frequency Output Impedance Power Supply Rejection Ratio Input-Referred rms Noise Current Photodetector Capacitance Signal Detect Hysterisis Signal Detect Assertion Level Signal Detect Deasseration Level Signal Detect Asseration Level Signal Detect Deasseration Level Signal Detect HIGH Logic Level Signal Detect LOW Logic Level 0.4 1 3 1.0 6 2.0 50 TBD 500 0.6 2 5 2.2 10 4.4 VCCS - 0.3 0.5 100 kHz Ω nA 0.8 4 9 3.0 18 6.0 pF dB µA µA µA µA V 0.8 V Page 2 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01 VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 Symbol MON DC IMONRANGE RJ DJ 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Min Typ 0.8 -5 5 0 TBD TBD +5 200 10 Parameter Slope of Linear Analog Photocurrent Monitor vs Input Optical Power Duty Cycle Photocurrent Monitor Linearity Range Random Jitter (2) (3) Max Units µA/µW % µA µA ps ps Conditions 0Ω to 2kΩ to VCC with a detector responsitivity of 0.8A/W IMONOFFSET Photocurrent Monitor Offset Deterministic Jitter Peak-to-peak Peak-to-peak NOTES: (1) The transimpedance gain is defined as ZT = (∆VOUT - DIFF)/∆IPH. (2) Using 1111100000 pattern at 2.5Gb/s to measure the standard deviation of the edge of the pattern, multiply the standard deviation by 14 to achieve the total random jitter. (3) +K28.5 - K28.5 (00111110101100000101). Table 2: DC Specifications Symbol GND VCCS VCCD ICC VOUT-CM VANODE VCATHODE VCAT-EXT VAPD Parameter Negative Supply Rail Positive Supply Rail for 3.3V Operation Positive Supply Rail for 5V Operation Power Supply Current Common-Mode Voltage on Output Pins Internal DC Bias Voltage on Detector Anode Contact Interal DC Bias Voltage on Detector Cathode Contact External DC Bias Voltage Permissable on Detector Cathode Contact External DC Bias Voltage for Use with Avalanche Photodetector Min 3.0 4.5 Typ 0 3.3 5.0 65 VCCS 125mV Max 3.6 5.5 75 Units V V V mA Conditions 3.3V Applicable to VOUTP and VOUTN pins at 50Ω load. 0.8 VCCS 0.15V 0.9 1.0 VCCS V V V V 3.3 60 10 Absolute Maximum Ratings(1) (at TA = +25°C, unless otherwise specified) Power Supply Voltage (VCCS)......................................................................................................................... 3.6V Power Supply Voltage (VCCD) ........................................................................................................................ 5.5V Junction Temperature Range ........................................................................................................ -40°C to +125°C Storage Temperature Range ......................................................................................................... -40°C to +125°C Relative Ambient Humidity ................................................................................................................. 85%/+85°C NOTE: (1) CAUTION: Stresses listed under “Absolute Maximum Ratings” may be applied to devices one at a time without causing permanent damage. Functionality at or above the values listed is not implied. Exposure to these values for extended periods may affect device reliability. Recommended Operating Conditions Positive Voltage Supply (VCCS) ...................................................................................................................... 3.3V Positive Voltage Supply (VCCD)...................................................................................................................... 5.0V Negative Voltage Rail (GND) ............................................................................................................................ 0V Ambient Temperature Range (TA)(1) .............................................................................................. -40°C to +85°C G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 3 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Advance Product Information VSC7969 Bare Die Descriptions Figure 1: Pad Assignments 1467µm (57.2mil) Pad 6 VOUTN Pad 5 SD_ADJ Pad 4 SD_TP Pad 7 SD_OUT Pad 8 GND Pad 9 VOUTN Pad 10 GND Pad 11 VOUTP Pad 12 GND Pad 13 IMON Pad 14 VOUTP Pad 15 GND Pad 16 CSDN 1143µm (45.0mil) Pad 3 GND Pad 2 BG_VREF Pad 1 GND Pad 26 VCCD Pad 25 VCCS Pad 24 GND VSC7969 Pad 17 CSDP Pad 18 GND Pad 19 GND Pad 23 IN Pad 22 FILTER Pad 21 GND Pad 20 GND Die Size: 1143µm x 1453µm (45.0mil x 57.2mil) Die Thickness: 279µm (11.0mil) Pad Size: 100µm x 100µm (3.9mil x 3.9mil) Pad Passivation Opening: 86µm x 86µm (3.4mil x 3.4mil) Scribe Size: 143µm (5.6mil) 143µm (5.6mil) Page 4 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01 VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 Table 3: Pad Coordinates Signal Name GND BG_VREF GND SD_TP SD_ADJ VOUTN SD_OUT GND VOUTN GND VOUTP GND IMON VOUTP GMD CSDN CSDP GND GND GND GND FILTER IN GND VCCS VCCD 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Pad Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 Coordinates (µm) Description X 130 130 130 130 130 137 280 405 530 655 780 905 1030 1173 1180 1180 1180 1180 1180 1030 905 780 530 405 280 137 Y 250 375 500 625 750 875 875 875 875 875 875 875 875 875 750 625 500 375 250 125 125 125 125 125 125 125 Negative power supply rail (typically 0V) Band Gap voltage reference 1.24V for testpoint, no connect Negative power supply rail (typically 0V) Signal Detect test point, DO NOT CONNECT. Signal Detect threshold adjustment (see Application amd Usage section) Complementary logic output (logic LOW when photocurrent is HIGH) Signal detect output (logic HIGH when photocurrent exceeds SDA) Negative power supply rail (typically 0V) Complementary logic output (logic LOW when photocurrent is HIGH) Negative power supply rail (typically 0V) Positive logic output (logic HIGH when photocurrent is HIGH) Negative power supply rail (typically 0V) Photocurrent Monitor Positive logic output (logic HIGH when photocurrent is HIGH) Negative power supply rail (typically 0V) Test point for Signal Detect capacitor. DO NOT CONNECT. Test point for Signal Detect capacitor. DO NOT CONNECT. Negative power supply rail (typically 0V) Negative power supply rail (typically 0V) Negative power supply rail (typically 0V) Negative power supply rail (typically 0V) Photodetector cathode connection (filtered VCC) Photodetector anode connection Negative power supply rail (typically 0V) Positive power supply rail for 3.3V operation Positive power supply rail for 5V operation G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 5 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Advance Product Information VSC7969 Package Pin Descriptions Figure 2: Pin Diagram VCC GND GND IN FILTER GND GND GND 1 2 3 4 5 6 7 8 16 15 14 13 SD_ADJ SD_OUT GND VOUTN VOUTP GND GND IMON VSC7969 12 11 10 9 Table 4: Pin Identifications Pin Name VCC GND GND IN FILTER GND GND GND IMON GND GND VOUTP VOUTN GND SD_OUT SD_ADJ Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 Power Supply Ground Ground Photodetector Anode Connection Description Photodetector Cathode Connection (filtered VCC) Ground Ground Ground Photocurrent Monitor Ground Ground Positive Logic Output (logic HIGH when photocurrent is HIGH) Complementary Logic Output (logic LOW when photocurrent is HIGH) Ground Signal Detect Output (logic HIGH when photocurrent exceeds SDA) Signal Detect Threshold Adjustment (see Applications and Usage section) Page 6 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01 VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 Typical Operating Characteristics Electrical Eye Diagram, Input = 8µAp-p, 3.125Gb/s, PRBS 2 -1 TA = º+25C, VCC = 3.3V 31 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Electrical Eye Diagram, Input = 100µAp-p, 3.125Gb/s, PRBS 231-1 TA = º+25C, VCC = 3.3V Bit Error Rate vs Input Level IMON Characteristic, 0µA to 200µA Input IMON CHARACTERISTIC 0µA to 200µA Input 250 200 150 100 50 0 BIT ERROR RATE vs INPUT LEVEL 1.00E-07 1.00E-08 Bitt Eorr Rate (BER) 1.00E-09 1.00E-10 1.00E-11 1.00E-12 1.00E-13 6.0 IMON (µA) 6.5 7.0 7.5 8.0 8.5 0 50 100 IN (DC Current) (µA) 150 200 IN (IPD) (µAp-p) G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 7 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Advance Product Information VSC7969 Circuit Description The VSC7969 data path consists of several stages: transimpedance input stage, limiting amplifier, and output driver. The transimpedance amplifier accepts current from a photodetector connected to the input pad ‘IN’ and converts the input current to a differential output voltage. The signal then travels to the second stage limiting amplifier which provides DC restoration, eliminating the DC component of the input signal. The linear photocurrent monitor and signal detect function is also provided by this stage. The final stage consists of an output driver with a differential pair connected to VCC via 50Ω internal pull-up resistors. The overall effective differential transimpedance of the VSC7969 is typically 27kΩ. The limited output single-ended voltage swing is typically 250mVp-p. Design Guidelines Power Supply The VSC7969 is supplied by a single supply voltage; for +3.3V operation, the supply votlage should be applied to only VCCS. For +5V operation, the supply voltage should be applied to only VCCD. Data Outputs The outputs of the VSC7969 need to be AC-coupled. This capacitor will determine the low frequency cutoff for the system, which is directly related to the receiver ’s deterministic jitter. For ATM/SONET or other applications using PRBS NRZ data, select a capacitor of at least 0.1µF or greater, which provides less than 32kHz low frequency cutoff. For Fibre Channel, Gigabit Ethernet, or other applications requiring 8B/10B data coding, select a capacitor of at least 0.01µF or greater, which provides less than 320kHz low frequency cutoff. The outputs can be used single-ended or differential. For best performance, differential operation is recommended. If single-ended operation is necessary, the unused output should be AC-coupled and terminated with an impedance equal to the load on the pin in use. Page 8 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01 VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Signal Detect The signal detect feature of the VSC7969 provides a CMOS level output corresponding to the input current level to the transimpedance amplifier. The assert and deassert levels of the signal detect pin can be adjusted by placing an optional resistor from SD_ADJ to ground. The following tables show the two extremes at which the signal detect pin will operate; open circuit and short-ciruit to ground. Table 5: Signal Detect Function, SD_ADJ Open Electrical Min Assert Deassert Hysteresis 3 1 1 Typ 5 2.2 2 Max 9 3 4 Units µA µA dB With SD_ADJ (pin 16) shorted to ground, thresholds are 3dB higher, as shown in Table 6. Table 6: Signal Detect Function, SD_ADJ Shorted to Ground Electrical Min Assert Deassert Hysteresis 6 2 1 Typ 10 4.4 2 Max 18 6 4 Units µA µA dB Photodetector Current Monitor The IMON pin provides a linear measurement of the average input current from the photodetector to the transimpedance amplifier. For example, if 20µA is the average input current to the transimpedance amplifier, the current through the IMON pin will be 20µA (see the typical operating curve “IMON Characteristic, 0µA to 200µA). To use this feature, connect the IMON pin to VCC using a resistor less than 2kΩ. If this feature is not used, the IMON pin can be left unconnected. G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 9 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Advance Product Information VSC7969 Application Information VCC IMON VOUTP GND NOTES: No external components required. Unused output is AC-coupled and terminated to 50Ω. Page 10 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01 VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 Package Information TSSOP-16 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect 1. All dimensioning and tolerancing per ASME. Y14.5-1994 2. Controlling dimension: millimeter 3. This outline conforms to JEDEC Publication 95 Registration MS-026 G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 11 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect TO-46 Ball Lens Package Advance Product Information VSC7969 TOP VIEW SIDE VIEW 1. Controlling dimenstion: millimeter Reference Isometric Page 12 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01 VITESSE SEMICONDUCTOR CORPORATION Advance Product Information VSC7969 TO-46 Flat Window Package 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect TOP VIEW Reference Isometric 1. Controlling dimension: millimeter G52355-0, Rev 2.0 02/09/01 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com Page 13 VITESSE SEMICONDUCTOR CORPORATION 3.125Gb/s Integrated Transimpedance and Limiting Amplifier with Signal Detect Advance Product Information VSC7969 Ordering Information The order number for this product is formed by a combination of the device type and package type. VSC7969 xx Device Type 3.125Gb/s Integrated Transimpedance and Limiting Amplfier with Signal Detect Package YD1: TSSOP-16, 3.3V Supply YD2: TSSOP-16, 5V Supply W: Dice Waffle Pack WD1A: TO-46 Ball Lens, 3.3V Supply, VOUTN/VOUTP Outputs WD1B: TO-46 Ball Lens, 3.3V Supply, VOUTN/IMON Outputs WD2A: TO-46 Ball Lens, 5V Supply, VOUTN/VOUTP Outputs WD2B: TO-46 Ball Lens, 5V Supply, VOUTN/IMON Outputs Notice Vitesse Semiconductor Corporation (“Vitesse”) provides this document for informational purposes only. This document contains pre-production information about Vitesse products in their concept, development and/or testing phase. All information in this document, including descriptions of features, functions, performance, technical specifications and availability, is subject to change without notice at any time. Nothing contained in this document shall be construed as extending any warranty or promise, express or implied, that any Vitesse product will be available as described or will be suitable for or will accomplish any particular task. Vitesse products are not intended for use in life support appliances, devices or systems. Use of a Vitesse product in such applications without written consent is prohibited. Page 14 © VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012 Tel: (800) VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com Internet: www.vitesse.com G52355-0, Rev 2.0 02/09/01
VSC7969YD2 价格&库存

很抱歉,暂时无法提供与“VSC7969YD2”相匹配的价格&库存,您可以联系我们找货

免费人工找货