0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
WS1M8-55DJMA

WS1M8-55DJMA

  • 厂商:

    WEDC

  • 封装:

  • 描述:

    WS1M8-55DJMA - 2x512Kx8 DUALITHICTM SRAM - White Electronic Designs Corporation

  • 数据手册
  • 价格&库存
WS1M8-55DJMA 数据手册
White Electronic Designs 2x512Kx8 DUALITHIC™ SRAM FEATURES Access Times 17, 20, 25, 35, 45, 55ns Revolutionary, Center Power/Ground Pinout Packaging: • 32 pin, Hermetic Ceramic DIP (Package 300) • 36 lead Ceramic SOJ (Package 100) • 36 lead Ceramic Flatpack (Package 226) Organized as two banks of 512Kx8 WS1M8-XXX Commercial, Industrial and Military Temperature Ranges 5 Volt Power Supply Low Power CMOS TTL Compatible Inputs and Outputs PIN CONFIGURATION FOR WS1M8-XDJX AND WS1M8-XFX 36 CSOJ 36 FLATPACK PIN CONFIGURATION FOR WS1M8-XCX 32 DIP TOP VIEW NC A18 A17 A16 A15 OE# I/O7 I/O6 GND VCC I/O5 I/O4 A14 A13 A12 A11 A10 CS2# TOP VIEW A0 A1 A2 A3 A4 CS1# I/O0 I/O1 VCC GND I/O2 I/O3 WE# A5 A6 A7 A8 A9 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 20 19 A18 A16 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 I/O0 I/O1 I/O2 GND 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 VCC A15 A17 WE# A13 A8 A9 A11 CS2# A10 CS1# I/O7 I/O6 I/O5 I/O4 I/O3 Pin Description A0-18 I/O0-7 CS1-2# OE# WE# VCC GND Address Inputs Data Input/Output Chip Selects Output Enable Write Enable +5.0V Power Ground I/O0-7 WE# OE# A0-18 Pin Description A0-18 I/O0-7 CS1-2# WE# VCC GND Address Inputs Data Input/Output Chip Selects Write Enable +5.0V Power Ground Block Diagram Block Diagram I/O0-7 WE# A0-18 512K x 8 512K x 8 512K x 8 512K x 8 NOTE: 1. CS1# and CS2# are used to select the lower and upper 512Kx8 of the device. CS1# and CS2# must not be enabled at the same time. White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2004 Rev. 5 1 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com CS1# (1) CS2# (1) CS1# (1) CS2# (1) White Electronic Designs ABSOLUTE MAXIMUM RATINGS Parameter Operating Temperature Storage Temperature Signal Voltage Relative to GND Junction Temperature Supply Voltage Symbol TA TSTG VG TJ VCC -0.5 Min -55 -65 -0.5 Max +125 +150 VCC +0.5 150 7.0 Unit °C °C V °C V WS1M8-XXX TRUTH TABLE CS# H L L L OE# X L X H WE# X H L H Mode Standby Read Write Out Disable Data I/O High Z Data Out Data In High Z Power Standby Active Active Active NOTE: OE# is internally tied to the GND and not accessible on the WS1M8-XCXX. RECOMMENDED OPERATING CONDITIONS Parameter Supply Voltage Input High Voltage Input Low Voltage Operating Temp. (Mil.) Symbol VCC VIH VIL TA Min 4.5 2.2 -0.3 -55 Max 5.5 VCC + 0.3 +0.8 +125 Unit V V V °C Parameter Input capacitance Output capicitance CAPACITANCE TA = +25°C Symbol CIN COUT Condition VIN = 0V, f = 1.0MHz VOUT = 0V, f = 1.0MHz Max 20 20 Unit pF pF This parameter is guaranteed by design but not tested. DC CHARACTERISTICS VCC = 5.0V, VSS = 0V, -55°C ≤ TA ≤ +125°C Parameter Input Leakage Current Output Leakage Current Operating Supply Current Standby Current Output Low Voltage Output High Voltage Sym ILI ILO1 ICC1 ISB1 VOL VOH Conditions VCC = 5.5, VIN = GND to VCC CS# = VIH, OE# = VIH, VOUT = GND to VCC CS# = VIL, OE# = VIH, f = 5MHz, VCC = 5.5 CS# = VIH, OE# = VIH, f = 5MHz, VCC = 5.5 IOL = 6mA IOH = -4.0mA 2.4 Min Max 10 10 180 40 0.4 Units µA µA mA mA V V NOTE: DC test conditions: VIH = VCC -0.3V , VIL = 0.3V 1. OE# is internally tied to the GND and not accessible on the WS1M8-XCXX. White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2004 Rev. 5 2 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs AC CHARACTERISTICS VCC = 5.0V, VSS = 0V, -55°C ≤ TA ≤ +125°C Parameter Read Cycle Read Cycle Time Address Access Time Output Hold from Address Change Chip Select Access Time Output Enable to Output Valid Chip Select to Output in Low Z Output Enable to Output in Low Z Chip Disable to Output in High Z Output Disable to Output in High Z Symbol tRC tAA tOH tACS tOE2 tCLZ1 tOLZ2 tCHZ1 tOHZ2 -17 Min 17 0 17 9 2 0 9 9 2 0 10 10 Max 17 0 20 10 2 0 12 12 Min 20 -20 Max 20 0 25 12 4 0 15 15 Min 25 -25 Max 25 0 35 25 4 0 Min 35 -35 Max 35 0 Min 45 WS1M8-XXX -45 Max 45 0 45 25 4 0 20 20 Min 55 -55 Max 55 55 25 Units ns ns ns ns ns ns ns ns ns 20 20 1. This parameter is guaranteed by design but not tested. 2. OE# is internally tied to the GND and not accessible on the WS1M8-XCXX. AC CHARACTERISTICS VCC = 5.0V, VSS = 0V, -55°C ≤ TA ≤ +125°C Parameter Write Cycle Write Cycle Time Chip Select to End of Write Address Valid to End of Write Data Valid to End of Write Write Pulse Width Address Setup Time Address Hold Time Output Active from End of Write Write Enable to Output in High Z Data Hold Time Symbol tWC tCW tAW tDW tWP tAS tAH tOW1 tWHZ1 tDH 17 14 14 9 14 0 0 2 9 0 0 -17 20 14 14 10 14 0 0 3 9 0 -20 25 15 15 10 15 0 0 4 10 0 -25 35 25 25 20 25 0 0 4 15 0 -35 45 35 35 25 35 0 5 5 15 0 -45 55 50 50 25 40 0 5 5 25 -55 Units ns ns ns ns ns ns ns ns ns ns 1. This parameter is guaranteed by design but not tested. AC TEST CIRCUIT I OL Current Source AC TEST CONDITIONS Parameter Input Pulse Levels Input Rise and Fall Input and Output Reference Level Output Timing Reference Level VZ Typ VIL = 0, VIH = 3.0 5 1.5 1.5 Unit V ns V V D.U.T. C eff = 50 pf ≈ 1.5V (Bipolar Supply) I OH Current Source Notes: VZ is programmable from -2V to +7V. IOL & IOH programmable from 0 to 16mA. Tester Impedance Z0 = 75 Ω. VZ is typically the midpoint of VOH and VOL. IOL & IOH are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance. White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2004 Rev. 5 3 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs TIMING WAVEFORM – READ CYCLE tRC ADDRESS WS1M8-XXX tRC ADDRESS tAA CS# tAA tACS tOH DATA I/O PREVIOUS DATA VALID DATA VALID tCHZ tCLZ OE# READ CYCLE 1 (CS# = OE# = VIL, WE# = VIH) tOE tOLZ DATA I/O HIGH IMPEDANCE tOHZ DATA VALID READ CYCLE 2 (WE# = VIH) NOTE: OE# is internally tied to the GND and not accessible on the WS1M8-XCXX. WRITE CYCLE – WE# CONTROLLED tWC ADDRESS tAW tCW CS# tAS WE# tWHZ DATA I/O tDW tWP tOW tDH tAH DATA VALID WRITE CYCLE 1, WE# CONTROLLED WRITE CYCLE – CS# CONTROLLED tWC ADDRESS tAS CS# tAW tCW tAH tWP WE# tDW DATA I/O DATA VALID tDH WRITE CYCLE 2, CS# CONTROLLED White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2004 Rev. 5 4 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs PACKAGE 100: 36 LEAD, CERAMIC SOJ WS1M8-XXX 23.37 (0.920) ± 0.25 (0.010) 0.20 (0.008) ± 0.05 (0.002) 4.76 (0.184) MAX 0.89 (0.035) Radius TYP 11.3 (0.446) ± 0.2 (0.009) 9.55 (0.376) ± 0.25 (0.010) 1.27 (0.050) ± 0.25 (0.010) PIN 1 IDENTIFIER 1.27 (0.050) TYP 21.59 (0.850) TYP 0.43 (0.017) ± 0.05 (0.002) ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES PACKAGE 226: 36 LEAD, CERAMIC FLAT PACK 23.37 (0.920) ± 0.25 (0.010) 3.18 (0.125) MAX PIN 1 IDENTIFIER 12.95 (0.510) ± 0.13 (0.005) 12.7 (0.500) ± 0.5 (0.020) 5.1 (0.200) ± 0.25 (0.010) 0.43 (0.017) ± 0.05 (0.002) 3.8 (0.150) TYP 32.64 (1.285) TYP 38.1 (1.50) ± 0.4 (0.015) 1.27 (0.050) TYP 21.59 (0.850) TYP 0.127 (0.005) ± 0.05 (0.002) ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2004 Rev. 5 5 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com White Electronic Designs WS1M8-XXX PACKAGE 300: 32 PIN, CERAMIC DIP, SINGLE CAVITY SIDE BRAZED 42.4 (1.670) ± 0.4 (0.016) 15.04 (0.592) ± 0.3 (0.012) 4.34 (0.171) ± 0.79 (0.031) PIN 1 IDENTIFIER 0.84 (0.033) ± 0.4 (0.014) ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES ORDERING INFORMATION W S 1M8 X - XXX X X X LEAD FINISH: Blank = Gold plated leads A = Solder dip leads DEVICE GRADE: M = Military Screened -55°C to +125°C I = Industrial -40°C to +85°C C = Commercial 0°C to +70°C PACKAGE: C = 32 pin Ceramic 0.600" DIP (Package 300) DJ = 36 Lead Ceramic SOJ (Package 100) F = 36 Lead Ceramic Flatpack (Package 226) ACCESS TIME (ns) IMPROVEMENT MARK: Blank = Standard Power ORGANIZATION, two banks of 512K x 8 SRAM WHITE ELECTRONIC DESIGNS CORP. White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2004 Rev. 5 6 White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
WS1M8-55DJMA 价格&库存

很抱歉,暂时无法提供与“WS1M8-55DJMA”相匹配的价格&库存,您可以联系我们找货

免费人工找货