LS7560F-TS

LSI/CSI UL ® LS7560F LS7561F LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405 A3800 Sep2018 BRUSHLESS DC MOTOR CONTROLLER FEATURES FIGURE 1. PIN CONNECTION DIAGRAM GENERAL DESCRIPTION The LS7560F/LS7561F are designed to control three or four phase brushless DC motors in a closed or open loop configuration. The IC consists of a decoder which provides proper commutation sequencing, a frequency-to-pulse width converter and error amplifier for closed loop motor speed control, a PWM comparator and sawtooth oscillator for external driver power control and a 6V reference generator for supplying power to motor sensors. Also included is Fault detection and indication, overcurrent sensing, dynamic motor braking, forward/ reverse input, sensor spacing selections and an enable input control. The overcurrent sense condition will disable all output drivers when using the LS7560F and only the bottom drivers when using the LS7561F. The IC operates from 10V to 18V and provides CMOS compatible outputs for interfacing with external power devices. Operating below 10V will activate a Fault Indication Output and disable all Output Drivers. INPUT/OUTPUT DESCRIPTION: (See Figure 2) SEQUENCE SELECT Input (Pin 1 ) A High on this input selects 60°/300° and a Low selects 120°/240° electrical sensor separation. Use of a 300° or 240° motor will cause opposite direction rotation as compared to a 60° or 120° motor. F/R Input (Pin 27) A High on this input selects Forward direction and a Low selects Reverse direction. The motor drive outputs are disabled for 2 clock cycles at the onset of a direction change. 7560F-092018-1 TOP VIEW SEQUENCE SELECT 1 ENABLE 2 28 V DD (+V) 27 F/R FAULT INDICATOR 3 26 S3 RC 4 25 S2 TACHOMETER OUT 5 24 S1 ERROR AMP (+) 6 23 BRAKE ERROR AMP (-) 7 22 BRAKE SELECT ERROR AMP OUT 8 21 PWM CONTROL OSCILLATOR LS7560F Open loop motor control Tachometer output for closed loop motor control Error Amplifier and PWM Speed Comparator with full accessibility High noise immunity Schmitt Triggers on Sensor inputs 6.0V Reference Supply for external sensors Cycle-by-cycle current sensing Static, or current limited dynamic, motor braking Output enable delay on speed direction reversal Enable input with fault sensing capability Fault Indicator output 60°/300° or 120°/240° electrical sensor spacing selection Selectable PWM of top and bottom drivers or bottom drivers only CMOS compatible motor outputs with drive capability Selectable top driver polarity Low power dissipation +10V to +18V Power Supply (VDD - VSS) • LS7560F, LS7561F (DIP); LS7560F-S, LS7561F-S (SOIC); LS7560F-TS, LS7561F-TS (TSSOP) - See Figure 1 LS I • • • • • • • • • • • • • • • • HALL SENSORS 9 20 TOP DRIVER POLARITY SELECT CURRENT SENSE (+) 10 19 VR CURRENT SENSE (-) 11 18 V SS (-V) OUT 6 12 17 OUT 1 OUT 5 13 16 OUT 2 OUT 4 14 15 OUT 3 S1, S2, S3 Inputs (Pins 24, 25, 26) Hall Sensor inputs which are decoded to determine the Motor Commutation Sequence. An invalid input code disables all motor outputs. Inputs have Schmitt Trigger buffers for noise immunity. BRAKE Input (Pin 23) With the Brake Select input Low, a High on the Brake input forces the Top Drivers to an Off condition and the Bottom Drivers to a PWM On condition. If the Motor is under Closed Loop control, the Loop must be opened and the error amplifier output connected to the Error Amp (-) input. By controlling the voltage at the Error Amp (+) input, the PWM duty cycle is controlled during braking (see Figure 8). This manner of braking prevents the Bottom Motor Drivers from drawing excessive current, a condition which can occur during normal braking, when the Bottom Drivers are turned ON unconditionally. With the Brake Select input High, a High on the Brake input unconditionally causes the Top Drivers to turn Off and the Bottom Drivers to turn On. The Brake function has priority over all other functions. BRAKE SELECT Input (Pin 22) A Low on this input selects PWM control of braking and a High selects unconditional braking. ENABLE Input (Pin 2) When the Enable input is above VR/2, all Output Drivers are enabled and when it is below VR/2.2, all Output Drivers are disabled. This input has a nominal hysteresis of 0.05VR, where VR is the internally generated Reference Voltage available on Pin 19. Because the Enable input is level sensitive, it can easily be used to control operation of the IC based on an Analog Fault Condition. ERROR AMPLIFIER Inputs (Pins 6, 7) Output (Pin 8) For closed loop control, the Tachometer Output is applied through a resistor to the negative input of the Error Amplifier on Pin 7. A speed control potentiometer is connected to the positive input of the Error Amplifier on Pin 6. A parallel RC Network is connected between the Output of the Error Amplifier on Pin 8 and Pin 7. The Amplifier, configured this way, enables the variable pulse width to be converted to a DC voltage which is used to control the motor speed. The potentiometer is used to set the desired motor speed. For open loop control, configure the Error Amplifier as a voltage follower by connecting Pin 7 directly to Pin 8 and do not connect the Tachometer Output signal to the Error Amplifier. OSCILLATOR (Pin 9) An external RC network is connected to this input to set the frequency of the Sawtooth Schmitt Trigger Oscillator. The Sawtooth is applied to the PWM Comparator along with the output of the Error Amplifier. The output of the PWM Comparator is a Pulse Width Modulated Signal which is used to vary the effective drive to the motor and, hence, the motor speed. OVERCURRENT SENSE (Pins 10, 11) The input to Pin 10 comes from the high side of a fractional ohm current sensing resistor. The voltage at this input is compared to an internal 100mV Reference. When the voltage exceeds the 100mV Reference, an Overcurrent Condition exists and the Output Drivers are switched Off until the end of the sawtooth oscillator ramp-up. When the sawtooth switches low, the Overcurrent Condition is sampled, and if it no longer exists, the Output Drivers are switched On again. Otherwise, the Output Drivers remain Off until the end of the next sawtooth. The input to Pin 11 comes from the low side (Gnd) of the current sensing resistor and connects to the low side of the internal 100mV Reference. TOP DRIVER POLARITY SELECT Input (Pin 20) A High on this input selects a High Polarity to enable the Top Output Motor Drivers and a Low selects a Low Polarity to enable the Top Output Motor Drivers. OUTPUT DRIVERS (Pins 12, 13, 14, 15, 16, 17) Each Driver Output provides a CMOS compatible signal for driving Buffers/Power Transistors. The Outputs are capable of sinking/sourcing 25mA with a 1.5V drop across the IC, at VDD = 12V. PWM CONTROL Input (Pin 21) A High on this input causes only the Bottom Drivers to be Pulse Width Modulated. A Low on this input causes both Top and Bottom Drivers to have PWM. FAULT INDICATOR Output (Pin 3) Open drain output to provide sinking current for driving an external device, such as a LED, through an emitter follower (see Figure 3) to indicate a malfunction condition. The output occurs under any of the following conditions: 1) Overcurrent Sense condition 2) Enable Input below VR / 2.2 3) Invalid Sensor code 4) Chip power supply less than 9V 5) VR Output less than 4.1V TACHOMETER Output (Pin 5) The output of the Frequency To Pulse Width Converter is tied to this pin. The Converter uses the three Sensor Inputs and external RC Network to generate a variable frequency output with a fixed positive pulse width. RC Input (Pin 4) The external RC network connected to this input programs the positive pulse width of the Frequency to Pulse Width Converter. VR Output (Pin 19) 6V Reference Voltage Output that can supply 20mA of current at VDD = 12V for powering input Sensors. VSS (Pin 18) Supply Voltage negative terminal. VDD (Pin 28) Supply Voltage positive terminal. MAXIMUM RATINGS (Voltages referenced to Vss) Power Supply Voltage Voltage at any input Operating Temperature Storage Temperature Output Drive Sink/Source Current VR Output Source Current SYMBOL VDD VIN TA TSTG Io IR VALUE 20 VsS - 0.5 to VR -25 to +85 -65 to +150 75 30 UNIT V V °C °C mA mA ELECTRICAL CHARACTERISTICS VDD = 12V, RT = 47kΩ, CT = 0.001µF, RS = 10kΩ, CS= 0.01µF, RF = 5.6kΩ (See Figure 3) TA = 25°C, unless otherwise specified PARAMETER Reference Voltage Line Regulation VDD = 10V to 18V, IREF = 1.0mA Temperature Stability TA = 0°C to 70°C TA = 0°C to 85°C Error Amplifier: Input Offset Voltage Input Current Input Common Mode Voltage Range Open Loop Voltage Gain (RL = 15kΩ) Common Mode Rejection Ratio Power Supply Rejection Ratio 7560F-082418-2 SYMBOL VR ∆VR MIN 5.7 - ∆VR ∆VR - VIO IIN VICR AVOL CMRR PSRR (0 to VR) 70 60 60 - TYP 6.0 100 MAX 6.3 200 UNIT V mV +/- 1.0 +/- 1.3 - % % 5 0 15 10 80 - - mV nA V dB dB dB PARAMETER Output High State (RL = 15kΩ to Ground) Output Low State (RL = 15kΩ to VR) Output Source or Sink Current SYMBOL VOH VOL Io MIN TYP MAX VR - - 1.0 1.0 UNIT V V mA Oscillator: Oscillator Frequency Percentage Frequency Change per Volt (VDD = 10V to 18V) FOSC ∆F OSC ∆V F 21 - 24 0.4 27 1.0 kHz %/V Sawtooth High Voltage Sawtooth Low Voltage Capacitor Discharge Current VOSCP VOSCV ID 0.7 0.6 4.0 1.0 1.0 4.3 2.5 V V mA Logic Inputs: Input Threshold Voltage (Pins 1, 20, 21, 22, 23, 24, 25, 26, 27) VIH VIL 3.0 - 2.5 1.6 1.4 V V Brake and Sensor (Pins 23, 24, 25, 26) High State Input Current (VIN = 4V) Low State Input Current (VIL = 0V) IIH IIL -36 -50 -27 -40 -20 -30 µA µA Sequence Select, Top Driver Polarity Select, PWM Control, Brake Select, and F/R Select (Pins 1, 20, 21, 22, 27) High State Input Current (VIN = 4V) Low State Input Current (VIL = 0V) IIH IIL -16 -25 -12 -17 -8 -10 µA µA Enable Input Threshold Voltage (Pin 2) Hysteresis Enable Input Current VIH VH IIN 2.8 0.2 - 3.0 0.3 - 3.2 0.4 10 V V nA Overcurrent Sense Comparator: Input Threshold Voltage Input Current VIH IIN 90 - 105 - 120 10 mV nA Outputs: Closed Loop Control Section: Tachometer Out Output High Voltage (Isource = 1.5mA) Output Low Voltage (Isink = 5mA) Pulse Width Capacitor Discharge Current (RC Terminal) VOH VOL TW ID VR - 0.8 0.18 95 1.8 VR - 0.5 0.27 105 3 VR - 0.3 0.40 115 7.5 V V µs mA VOH VOH VOL 10.5 8.8 1.00 2.0 45 50 150 180 10 11 9.5 1.6 3.5 60 65 200 230 0.5 - V V V ns ns ns ns V nA Output Drivers (Pins 12, 13, 14, 15, 16, 17) Sourcing 25mA Sourcing 50mA Sinking 25mA Sinking 50mA Switching Times (CL = 250pF) Switching Times CL = 1000pF) Fault Output Voltage (Isink = 2mA) Fault Off-State Leakage TR TF TR TF VFO IF 9.5 8 0.6 1.2 30 35 100 130 - Under Voltage Lockout: For VDD Hysteresis For VR Hysteresis VUV VH VUVR VH 7.0 0.45 3.5 0.16 8.5 0.65 4.1 0.3 9.9 0.85 4.8 0.4 V V V V Power Supply Current VDD = 10V VDD = 12V VDD = 18V IDD IDD IDD - 2.0 3.0 7.0 3.0 4.0 11.0 mA mA mA 7560F-092418-3 VOL SEQUENCE SELECT In 1 VR VR VR FAULT INDICATOR Out 3 VR PWM CONTROL In VR 21 VR SENSOR Inputs TOP DRIVER POLARITY SELECT In 20 VDD 26 25 DECODER 24 17 O1 VDD VR 16 O2 F/R 27 VDD ENABLE In 2 VR/2 + _ 15 O3 FREQUENCY TO PULSE WIDTH CONVERTER VDD REFERENCE GENERATOR VDD VR 19 VDD 14 O4 CONTROL VDD SWITCH 13 O5 LOW VDD DETECT RC In 4 VDD LOW VR DETECT TACHOMETER 5 Out 12 O6 VDD ERROR AMP (-) 7 _ ERROR AMP (+) 6 + EDGE TRIGGERED DELAY ERROR AMP _ + PWM GEN. R Q VR SWITCH CONTROL VR 22 BRAKE SELECT ERROR AMP Out 8 23 S OSCILLATOR 9 OVERCURRENT SENSE In 10 11 + - + 100mV S +V 28 VDD -V 18 VSS Q INTERNAL BOND PAD _ R FIGURE 2. LS7560F / LS7561F MOTOR CONTROLLER BLOCK DIAGRAM 7560F-080718-4 TOP DRIVER Outputs NC FOR LS7560F VDD FOR LS7561F BRAKE In BOTTOM DRIVER Outputs FIGURE 3. THREE PHASE CLOSED LOOP FULL WAVE MOTOR CONTROLLER S1 VM 24 S1 S1 25 S2 S2 26 S3 20 22 23 OUT2 S3 27 21 OUT1 F/R PWM CNTRL 15 OUT4 14 OUT6 BRAKE SEL BRAKE (+) OVERCURRENT SENSE (-) 1 2 19 VR 18 VM 28 SEQ SEL TACH OUT ENABLE (-) ERROR AMP OUT (+) VR ROTOR 13 12 10 11 ** *R2 5 100k 7 8 *C1 * R1 0.1µF 1M 6 * TYPICAL VALUES *10k R3 V SS OSC RT 9 CT V DD RF RC 4 CS 3 FIGURE 3. The closed loop motor control operation is achieved by applying the Tachometer Output at Pin 5 into the negative terminal of the Error Amplifier (Pin 7) through an R1-C1-R2 integrating network. The R1-C1 network is configured as a feedback circuit around the amplifier. Since the Tachometer Output has a fixed positive pulse width, the average value of the pulse train is directly proportional to the motor speed. The desired speed is selected by applying a voltage at the positive input (Pin 6) of the Error Amplifier. The resultant output voltage of the Error Amplifier is applied to an internal Comparator along with a ramp waveform generated by the RC Network at Pin 9. The PWM signal at the Comparator output is used to drive outputs 1 thru 6 and complete the closed loop. For this configuration, Pin 20, the Top Driver Polarity Select must be tied to Ground. S3 16 OUT3 OUT5 TOP DRV POL SEL 17 S2 ** Switch used to connect the error amplifier out and (-) input together when Brake Select input is low and Brake is applied. The speed setting selected by R3 also sets the PWM rate during braking. VR RS FAULT VR 19 OUT6 12 VM VR ERROR AMP(-) 19 OUT5 2 R OUT4 14 8 CT OSC ERROR AMP(+) 6 10 BRAKE FIGURE 5. OPEN LOOP CONTROLLER (+) OVERCURRENT SENSE (-) 11 FIGURE 4. THREE-PHASE HALF-WAVE MOTOR CONTROLLER FIGURE 4. This three phase half wave motor controller has no top power transistor to disconnect the windings from the power supply when the BRAKE is applied. Instead, a switching transistor is used which will permit braking for a time determined by the RC time constant. When the capacitor discharges past the ENABLE input switching point, the outputs will be turned off. 7560F-022218-5 ERROR AMP OUT RT 9 ENABLE C 23 13 VR 7 FIGURE 5. In this configuration, the PWM output duty cycle to the motor drivers is directly proportional to the DC voltage applied to Pin 6, since Pins 7 and 8 are tied together. VM VM S1 S1 OUT1 24 ROTOR 17 S1 1 S2, S3 25 26 S2 OUT3 15 4 3 2 VM S3 20 TOP OUT4 DRIVER POLARITY SELECT 23 S2, S3 BRAKE OUT6 (+) 14 12 10 OVERCURRENT SENSE (-) 11 FIGURE 6. FOUR-PHASE FULL-WAVE MOTOR CONTROLLER FIGURE 6. Four phase motor control requires only two Hall Sensor inputs spaced 90 electrical degrees apart. S1 is connected to one sensor and S2 and S3 are tied together and connected to the other sensor (Refer to Table 1). The Brake input (Pin 23) is used to control the Top Driver Select (Pin 20) and the Top Motor Drivers. When the Brake input is applied, the Top Motor drivers are turned off and the Top Driver Polarity Select is forced low turning on the Outputs 1 and 3. Since Outputs 4 and 6 are also turned on, the motor windings become shorted together. The information included herein is believed to be accurate and reliable. However, LSI Computer Systems, Inc. assumes no responsibilities for inaccuracies, nor for any infringements of patent rights of others which may result from its use. 7560F-022218-6 19 2 VR OUT1 ENABLE OUT3 17 15 VM 20 TOP DRIVER POLARITY SELECT OUT4 23 OUT6 BRAKE (+) OVERCURRENT SENSE (-) 14 12 10 11 FIGURE 7. FOUR-PHASE HALF-WAVE MOTOR CONTROLLER FIGURE 7. This four phase half wave motor controller uses the same Brake circuit as in Figure 4 and switches the Top Driver Select from a high to a low as in Figure 6. * VR TYPICAL VALUES BRAKE 22 BRAKE 23 BRAKE BRAKE SELECT TACH OUT (-) BRAKE ERROR AMP OUT (+) 100k 5 * R2 7 BRAKE *R1 1M 8 *C1 0.1µF BRAKE BRAKE 6 BRAKE BRAKE BRAKE BRAKE VR SPEED CONTROL VR PWM RATE CONTROL FIGURE 8. PWM BRAKING FIGURE 8. Using an analog switch (such as the CD4066) PWM Braking can be employed when the brake is applied. At that time, the error amplifier is configured as a voltage follower and its input is switched from the speed adjustment control to the PWM rate control. By adjusting the PWM rate control, the average motor current during braking can be controlled. 7560F-022218-7 TABLE 1. OUTPUT COMMUTATION SEQUENCE FOR THREE-PHASE OPERATION LS7560F SENSOR ELECTRICAL SEPARATION TOP BOTTOM 60° 120° DRIVERS DRIVERS S1, S2, S3 S1, S2, S3 F/R EN BRK OCS O1, O2, O3 O4, O5, O6 FAULT 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 x x x 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 x x x 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 x x x 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 x x x 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 x x x 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 x x x 1 1 1 1 1 1 x x 0 0 0 0 0 0 x x x x x 1 1 1 1 1 1 x x 1 1 1 1 1 1 x x x x 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 x x 0 0 0 0 0 0 x x x 1 x 0 1 1 1 1 0 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 0 0 0 0 1 0 0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 1 1 0 0 0 1 1 0 0 0 0 0 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 0 0 EN = ENABLE BRK = BRAKE OCS = OVER CURRENT SENSE NOTE 1: This Table assumes the Top Driver Polarity Select (Pin 20) = Logic 0. For Pin 20 = Logic 1, invert the polarity of the top drivers. NOTE 2: For the LS7561F, the Overcurrent Sense = Logic 1 only forces the bottom drivers to a Logic 0. It has no effect on the top driver outputs which are determined by the other inputs as shown in the table. TABLE 2. OUTPUT COMMUTATION SEQUENCE FOR FOUR-PHASE OPERATION LS7560F SENSOR ELECTRICAL SEPARATION = 90° TOP BOTTOM DRIVERS DRIVERS S1 S2, S3 F/R EN BRK OCS O1, O3 O4, O6 FAULT 0 1 1 0 0 1 1 0 x x x 0 0 1 1 0 0 1 1 x x x 1 1 1 1 0 0 0 0 x x x 1 1 1 1 1 1 1 1 x x 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 x 1 x 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 1 0 0 1 1 1 1 1 1 1 1 1 0 0 EN = ENABLE BRK = BRAKE OCS = OVER CURRENT SENSE NOTE 1: Sequence Input (Pin 1) set at a Logic 1. NOTE 2: This Table assumes the Top Driver Polarity Select (Pin 20) = Logic 1. For Pin 20 = Logic 0, invert the polarity of the top drivers. NOTE 3: For the LS7561F, the Overcurrent Sense = Logic 1 only forces the bottom drivers to a Logic 0. It has no effect on the Top Driver Outputs which are determined by the other inputs as shown on the table. 7560F-080718-8