XLF208-128-TQ64-C10

XLF208-128-TQ64 Datasheet 2020/10/05 Document Number: X009775 XLF208-128-TQ64 Datasheet Table of Contents 1 xCORE Multicore Microcontrollers . . . 2 XLF208-128-TQ64 Features . . . . . . 3 Pin Configuration . . . . . . . . . . . . 4 Signal Description . . . . . . . . . . . . 5 Example Application Diagram . . . . . 6 Product Overview . . . . . . . . . . . . 7 PLL . . . . . . . . . . . . . . . . . . . . 8 Boot Procedure . . . . . . . . . . . . . 9 Memory . . . . . . . . . . . . . . . . . 10 JTAG . . . . . . . . . . . . . . . . . . . 11 Board Integration . . . . . . . . . . . . 12 Electrical Characteristics . . . . . . . . 13 Package Information . . . . . . . . . . 14 Ordering Information . . . . . . . . . . Appendices . . . . . . . . . . . . . . . . . . . A Configuration of the XLF208-128-TQ64 B Processor Status Configuration . . . . C Tile Configuration . . . . . . . . . . . . D Node Configuration . . . . . . . . . . . E JTAG, xSCOPE and Debugging . . . . . F Schematics Design Check List . . . . . G PCB Layout Design Check List . . . . . H Associated Design Documentation . . I Related Documentation . . . . . . . . . J Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2 4 5 6 8 9 12 13 14 15 16 18 22 23 24 24 26 36 43 51 53 55 56 56 57 TO OUR VALUED CUSTOMERS It is our intention to provide you with accurate and comprehensive documentation for the hardware and software components used in this product. To subscribe to receive updates, visit http://www.xmos.com/. XMOS Ltd.is the owner or licensee of the information in this document and is providing it to you “AS IS” with no warranty of any kind, express or implied and shall have no liability in relation to its use. XMOS Ltd. makes no representation that the information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims. XMOS and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries, and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners. 1 XLF208-128-TQ64 Datasheet 1 xCORE Multicore Microcontrollers The xCORE200 Series is a comprehensive range of 32-bit multicore microcontrollers that brings the low latency and timing determinism of the xCORE architecture to mainstream embedded applications. Unlike conventional microcontrollers, xCORE multicore microcontrollers execute multiple real-time tasks simultaneously and communicate between tasks using a high speed network. Because xCORE multicore microcontrollers are completely deterministic, you can write software to implement functions that traditionally require dedicated hardware. X0Dxx I/O pins xTIME scheduler Hardware response ports PLL JTAG xCORE logical core xCORE logical core xCORE logical core xCORE logical core Figure 1: XLF208-128TQ64 block diagram xCORE logical core xCORE logical core xCORE logical core SRAM xCONNECT Switch xCORE logical core FLASH OTP Key features of the XLF208-128-TQ64 include: · Tiles: Devices consist of one or more xCORE tiles. Each tile contains between five and eight 32-bit xCOREs with highly integrated I/O and on-chip memory. · Logical cores Each logical core can execute tasks such as computational code, DSP code, control software (including logic decisions and executing a state machine) or software that handles I/O. Section 6.1 · xTIME scheduler The xTIME scheduler performs functions similar to an RTOS, in hardware. It services and synchronizes events in a core, so there is no requirement for interrupt handler routines. The xTIME scheduler triggers cores on events generated by hardware resources such as the I/O pins, communication channels and timers. Once triggered, a core runs independently and concurrently to other cores, until it pauses to wait for more events. Section 6.2 · Channels and channel ends Tasks running on logical cores communicate using channels formed between two channel ends. Data can be passed synchronously or asynchronously between the channel ends assigned to the communicating tasks. Section 6.5 · xCONNECT Switch and Links Between tiles, channel communications are implemented over a high performance network of xCONNECT Links and routed through a hardware xCONNECT Switch. Section 6.6 2 XLF208-128-TQ64 Datasheet · Ports The I/O pins are connected to the processing cores by Hardware Response ports. The port logic can drive its pins high and low, or it can sample the value on its pins optionally waiting for a particular condition. Section 6.3 · Clock blocks xCORE devices include a set of programmable clock blocks that can be used to govern the rate at which ports execute. Section 6.4 · Memory Each xCORE Tile integrates a bank of SRAM for instructions and data, and a block of one-time programmable (OTP) memory that can be configured for system wide security features. Section 9 · PLL The PLL is used to create a high-speed processor clock given a low speed external oscillator. Section 7 · Flash The device has a built-in 2MBflash. Section 8 · JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. Section 10 1.1 Software Devices are programmed using C, C++ or xC (C with multicore extensions). XMOS provides tested and proven software libraries, which allow you to quickly add interface and processor functionality such as USB, Ethernet, PWM, graphics driver, and audio EQ to your applications. 1.2 xTIMEcomposer Studio The xTIMEcomposer Studio development environment provides all the tools you need to write and debug your programs, profile your application, and write images into flash memory or OTP memory on the device. Because xCORE devices operate deterministically, they can be simulated like hardware within xTIMEcomposer: uniquely in the embedded world, xTIMEcomposer Studio therefore includes a static timing analyzer, cycle-accurate simulator, and high-speed in-circuit instrumentation. xTIMEcomposer can be driven from either a graphical development environment, or the command line. The tools are supported on Windows, Linux and MacOS X and available at no cost from xmos.ai/software-tools. 3 XLF208-128-TQ64 Datasheet 2 XLF208-128-TQ64 Features · Multicore Microcontroller with Advanced Multi-Core RISC Architecture • Eight real-time logical cores • Core share up to 500 MIPS — Up to 1000 MIPS in dual issue mode • Each logical core has: — Guaranteed throughput of between 1/5 and 1/8 of tile MIPS — 16x32bit dedicated registers • 167 high-density 16/32-bit instructions — All have single clock-cycle execution (except for divide) — 32x32→64-bit MAC instructions for DSP, arithmetic and user-definable cryptographic functions · Programmable I/O • 42 general-purpose I/O pins, configurable as input or output — Up to 16 x 1bit port, 5 x 4bit port, 3 x 8bit port, 1 x 16bit port — 1 xCONNECT link • Port sampling rates of up to 60 MHz with respect to an external clock • 32 channel ends for communication with other cores, on or off-chip · Memory • 128KB internal single-cycle SRAM for code and data storage • 8KB internal OTP for application boot code • 2MB internal flash for application code and overlays · Hardware resources • 6 clock blocks • 10 timers • 4 locks · JTAG Module for On-Chip Debug · Security Features • Programming lock disables debug and prevents read-back of memory contents • AES bootloader ensures secrecy of IP held on external flash memory · Ambient Temperature Range • -40 °C to 85 °C · Speed Grade • 10: 500 MIPS · Power Consumption • 310 mA (typical) · 64-pin TQFP package 0.5 mm pitch 4 XLF208-128-TQ64 Datasheet TMS CLK RST_N VDD OTP_VCC PLL_AGND PLL_AVDD VDD X0D29 4F 4F 4E 4E 60 59 58 57 56 55 54 53 52 51 50 49 X0D27 TCK 61 X0D33 TDI 62 X0D28 TDO 64 1N 63 Pin Configuration X0D37 3 X0D36 1M 1 48 4E X0D32 X0D38 1O 2 47 4E X0D26 3 46 1L X0D35 VDDIOL X0D39 1P 4 45 1K X0D34 44 1J X0D25 1I X0D24 X0D40 8D 5 i1 X0 L 0 X0D41 8D 6 X0 L 0 i0 43 X0D42 8D 7 X0 L 0 o0 42 VDD X0D43 8D 8 X0 L 0 41 VDDIOR VDD o1 PADDLE GND VDD 9 40 VDD 10 39 4D X0D19 X0D01 1B 11 38 4D X0D18 X0D10 1C 12 37 4D X0D17 13 36 4D X0D16 1H X0D23 VDDIOL 5 1E 1F X0D12 X0D13 32 30 4C X0D21 31 29 28 27 VDD 4A X0D09 4C 4A X0D08 X0D20 4A X0D03 4C 4A X0D02 X0D15 4B X0D07 26 4B X0D06 4C 4B X0D05 X0D14 33 25 16 VDDIOR 1D 24 X0D11 VDD 34 23 15 22 4B 21 X0D04 20 35 19 14 18 1A 17 X0D00 NC 1G X0D22 XLF208-128-TQ64 Datasheet 4 Signal Description This section lists the signals and I/O pins available on the XLF208-128-TQ64. The device provides a combination of 1bit, 4bit, 8bit and 16bit ports, as well as wider ports that are fully or partially (gray) bonded out. All pins of a port provide either output or input, but signals in different directions cannot be mapped onto the same port. Pins may have one or more of the following properties: · PD/PU: The IO pin has a weak pull-down or pull-up resistor. The resistor is enabled during and after reset. Enabling a link or port that uses the pin disables the resistor. Thereafter, the resistor can be enabled or disabled under software control. The resistor is designed to ensure defined logic input state for unconnected pins. It should not be used to pull external circuitry. Note that the resistors are highly non-linear and only a maximum pull current is specified in Section 12.3. · ST: The IO pin has a Schmitt Trigger on its input. · IOL/IOR: The IO pin is powered from VDDIOL, and VDDIOR respectively Power pins (7) Signal Function Type GND Digital ground GND OTP_VCC OTP power supply PWR PLL_AGND Analog ground for PLL PWR PLL_AVDD Analog power for PLL PWR VDD Digital tile power PWR VDDIOL Digital I/O power (left) PWR VDDIOR Digital I/O power (right) PWR Properties JTAG pins (5) Signal Function Type Properties RST_N Global reset input, active low Input IOL, PU, ST TCK Test clock Input IOL, PD, ST TDI Test data input Input IOL, PU TDO Test data output Output IOL, PD TMS Test mode select Input IOL, PU I/O pins (42) Signal Function Type Properties X0D00 1A0 I/O IOL, PD X0D01 1B0 I/O— IOL, PD X0D02 4A0 8A0 16A0 32A20 I/O IOL, PD X0D03 4A1 16A1 32A21 I/O IOL, PD X0D04 4B0 8A2 16A2 32A22 I/O— IOL, PD 8A1 (continued) 6 XLF208-128-TQ64 Datasheet Signal Type Properties X0D05 Function 4B1 8A3 16A3 32A23 I/O— IOL, PD X0D06 4B2 8A4 16A4 32A24 I/O— IOL, PD X0D07 4B3 8A5 16A5 32A25 I/O— IOL, PD X0D08 4A2 8A6 16A6 32A26 I/O IOL, PD X0D09 4A3 8A7 32A27 I/O IOL, PD 16A7 X0D10 1C0 I/O— IOL, PD X0D11 1D0 I/O IOL, PD X0D12 1E0 I/O IOR, PD X0D13 1F0 I/O IOR, PD X0D14 4C0 8B0 16A8 32A28 I/O IOR, PD X0D15 4C1 32A29 I/O IOR, PD X0D16 4D0 8B2 16A10 I/O IOR, PD X0D17 4D1 8B3 16A11 I/O IOR, PD X0D18 4D2 8B4 16A12 I/O IOR, PD X0D19 4D3 8B5 16A13 I/O IOR, PD X0D20 4C2 8B6 16A14 32A30 I/O IOR, PD X0D21 4C3 8B7 I/O IOR, PD 8B1 16A9 16A15 32A31 X0D22 1G0 I/O IOR, PD X0D23 1H0 I/O IOR, PD X0D24 1I0 I/O IOR, PD X0D25 1J0 I/O IOR, PD X0D26 4E0 8C0 16B0 I/O IOR, PD X0D27 4E1 8C1 16B1 I/O IOR, PD X0D28 4F0 8C2 16B2 I/O IOR, PD X0D29 4F1 8C3 16B3 I/O IOR, PD X0D32 4E2 8C6 16B6 I/O IOR, PD X0D33 4E3 8C7 I/O IOR, PD 16B7 X0D34 1K0 I/O IOR, PD X0D35 1L0 I/O IOR, PD X0D36 1M0 8D0 16B8 I/O IOL, PD X0D37 1N0 8D1 I/O IOL, PD X0D38 1O0 8D2 16B10 I/O IOL, PD X0D39 1P0 8D3 16B11 I/O IOL, PD 16B9 X0D40 X0 L01in 8D4 16B12 I/O IOL, PD X0D41 X0 L00in 8D5 16B13 I/O IOL, PD X0D42 X0 L00out 8D6 16B14 I/O IOL, PD X0D43 X0 L01out 8D7 16B15 I/O IOL, PD Signal Function Type Properties CLK PLL reference clock Input IOL, PD, ST System pins (1) 7 XLF208-128-TQ64 Datasheet 5 Example Application Diagram IN IN 1V0 OUT 3V3 PLL_AGND VDD RESET SUPERVISOR PLL_AVDD OUT RST_N OSCILLATOR 25 MHz CLK X0D01 OTP_VCC XnDnn xCORE200 VDDIOL GND VDDIOR Figure 2: Simplified Reference Schematic · see Section 11 for details on the power supplies and PCB design 8 GPIO XLF208-128-TQ64 Datasheet 6 Product Overview The XLF208-128-TQ64 is a powerful device that consists of a single xCORE Tile, which comprises a flexible logical processing cores with tightly integrated I/O and on-chip memory. 6.1 Logical cores The tile has 8 active logical cores, which issue instructions down a shared five-stage pipeline. Instructions from the active cores are issued round-robin. If up to five logical cores are active, each core is allocated a fifth of the processing cycles. If more than five logical cores are active, each core is allocated at least 1/n cycles (for n cores). Figure 3 shows the guaranteed core performance depending on the number of cores used. Figure 3: Logical core performance Speed grade MIPS 5 500 MIPS Frequency 1 500 MHz 100 Minimum MIPS per core (for n cores) 2 3 4 5 6 7 100 100 100 100 83 71 8 63 There is no way that the performance of a logical core can be reduced below these predicted levels (unless priority threads are used: in this case the guaranteed minimum performance is computed based on the number of priority threads as defined in the architecture manual). Because cores may be delayed on I/O, however, their unused processing cycles can be taken by other cores. This means that for more than five logical cores, the performance of each core is often higher than the predicted minimum but cannot be guaranteed. The logical cores are triggered by events instead of interrupts and run to completion. A logical core can be paused to wait for an event. 6.2 xTIME scheduler The xTIME scheduler handles the events generated by xCORE Tile resources, such as channel ends, timers and I/O pins. It ensures that all events are serviced and synchronized, without the need for an RTOS. Events that occur at the I/O pins are handled by the Hardware-Response ports and fed directly to the appropriate xCORE Tile. An xCORE Tile can also choose to wait for a specified time to elapse, or for data to become available on a channel. Tasks do not need to be prioritised as each of them runs on their own logical xCORE. It is possible to share a set of low priority tasks on a single core using cooperative multitasking. 6.3 Hardware Response Ports Hardware Response ports connect an xCORE tile to one or more physical pins and as such define the interface between hardware attached to the XLF208-128-TQ64, and the software running on it. A combination of 1bit, 4bit, 8bit, 16bit and 32bit ports are available. All pins of a port provide either output or input. Signals in different directions cannot be mapped onto the same port. 9 XLF208-128-TQ64 Datasheet reference clock readyOut conditional value clock block clock port readyIn port port counter port logic stamp/time PORT FIFO PINS Figure 4: Port block diagram port value output (drive) SERDES transfer register CORE input (sample) The port logic can drive its pins high or low, or it can sample the value on its pins, optionally waiting for a particular condition. Ports are accessed using dedicated instructions that are executed in a single processor cycle. xCORE200 IO pins can be used as open collector outputs, where signals are driven low if a zero is output, but left high impedance if a one is output. This option is set on a per-port basis. Data is transferred between the pins and core using a FIFO that comprises a SERDES and transfer register, providing options for serialization and buffered data. Each port has a 16-bit counter that can be used to control the time at which data is transferred between the port value and transfer register. The counter values can be obtained at any time to find out when data was obtained, or used to delay I/O until some time in the future. The port counter value is automatically saved as a timestamp, that can be used to provide precise control of response times. The ports and xCONNECT links are multiplexed onto the physical pins. If an xConnect Link is enabled, the pins of the underlying ports are disabled. If a port is enabled, it overrules ports with higher widths that share the same pins. The pins on the wider port that are not shared remain available for use when the narrower port is enabled. Ports always operate at their specified width, even if they share pins with another port. 6.4 Clock blocks xCORE devices include a set of programmable clocks called clock blocks that can be used to govern the rate at which ports execute. Each xCORE tile has six clock blocks: the first clock block provides the tile reference clock and runs at a default frequency of 100MHz; the remaining clock blocks can be set to run at different frequencies. A clock block can use a 1-bit port as its clock source allowing external application clocks to be used to drive the input and output interfaces. xCORE200 clock blocks optionally divide the clock input from a 1-bit port. 10 XLF208-128-TQ64 Datasheet 100MHz reference clock 1-bit port ... ... divider readyIn clock block Figure 5: Clock block diagram port counter In many cases I/O signals are accompanied by strobing signals. The xCORE ports can input and interpret strobe (known as readyIn and readyOut) signals generated by external sources, and ports can generate strobe signals to accompany output data. On reset, each port is connected to clock block 0, which runs from the xCORE Tile reference clock. 6.5 Channels and Channel Ends Logical cores communicate using point-to-point connections, formed between two channel ends. A channel-end is a resource on an xCORE tile, that is allocated by the program. Each channel-end has a unique system-wide identifier that comprises a unique number and their tile identifier. Data is transmitted to a channel-end by an output-instruction; and the other side executes an input-instruction. Data can be passed synchronously or asynchronously between the channel ends. 6.6 xCONNECT Switch and Links XMOS devices provide a scalable architecture, where multiple xCORE devices can be connected together to form one system. Each xCORE device has an xCONNECT interconnect that provides a communication infrastructure for all tasks that run on the various xCORE tiles on the system. The interconnect relies on a collection of switches and XMOS links. Each xCORE device has an on-chip switch that can set up circuits or route data. The switches are connected by xConnect Links. An XMOS link provides a physical connection between two switches. The switch has a routing algorithm that supports many different topologies, including lines, meshes, trees, and hypercubes. The links operate in either 2 wires per direction or 5 wires per direction mode, depending on the amount of bandwidth required. Circuit switched, streaming and packet switched data can both be supported efficiently. Streams provide the fastest possible data rates between xCORE Tiles (up to 250 MBit/s), but each stream requires a single link to be reserved between switches on two tiles. All packet communications can be multiplexed onto a single link. 11 XLF208-128-TQ64 Datasheet xCONNECT Link to another device switch CORE CORE CORE CORE CORE CORE CORE CORE CORE CORE xCONNECT switch CORE CORE Figure 6: Switch, links and channel ends CORE CORE CORE CORE xCORE Tile xCORE Tile Information on the supported routing topologies that can be used to connect multiple devices together can be found in the XS1-LF Link Performance and Design Guide, X2999. 7 PLL The PLL creates a high-speed clock that is used for the switch, tile, and reference clock. The initial PLL multiplication value is shown in Figure 7: Figure 7: The initial PLL multiplier values Oscillator Frequency 9-25 MHz Tile Boot Frequency 144-400 MHz PLL Ratio 16 PLL settings OD F R 1 63 0 Figure 7 also lists the values of OD, F and R, which are the registers that define the ratio of the tile frequency to the oscillator frequency: Fcore = Fosc × F +1 1 1 × × 2 R+1 OD + 1 OD, F and R must be chosen so that 0 ≤ R ≤ 63, 0 ≤ F ≤ 4095, 0 ≤ OD ≤ 7, and 1 260M Hz ≤ Fosc × F 2+1 × R+1 ≤ 1.3GHz. The OD, F , and R values can be modified by writing to the digital node PLL configuration register. If a different tile frequency is required (eg, 500 MHz), then the PLL must be reprogrammed after boot to provide the required tile frequency. The XMOS tools perform this operation by default. Further details on configuring the clock can be found in the xCORE-200 Clock Frequency Control document. 12 XLF208-128-TQ64 Datasheet 8 Boot Procedure The device is kept in reset by driving RST_N low. When in reset, all GPIO pins have a pulldown enabled. The processor must be held in reset until VDDIOL is in spec for at least 1 ms. When the device is taken out of reset by releasing RST_N the processor starts its internal reset process. After 15-150 µs (depending on the input clock) the processor boots. The device boots from a QSPI flash (IS25LP016D) that is embedded in the device. The QSPI flash is connected to the ports on Tile 0 as shown in Figure 8. An external 1K resistor must connect X0D01 to VDDIOL. X0D10 should ideally not be connected. If X0D10 is connected, then a 150 ohm series resistor close to the device is recommended. X0D04..X0D07 should be not connected. VDDIOL X0D04..7 X0D01 X0D10 PORT_4B PORT_1B PORT_1C CS_N CLK D[0..3] 1K xCORE Figure 8: QSPI port connectivity QSPI Flash The xCORE Tile boot procedure is illustrated in Figure 9. If bit 5 of the security register (see §9.1) is set, the device boots from OTP. Otherwise, the device boots from the internal flash. Start Boot ROM Primary boot Security Register Bit [5] set No Yes OTP Figure 9: Boot procedure Copy OTP contents to base of SRAM Copy flash contents to base of SRAM Execute program Execute program The boot image has the following format: · A 32-bit program size s in words. 13 XLF208-128-TQ64 Datasheet · Program consisting of s × 4 bytes. · A 32-bit CRC, or the value 0x0D15AB1E to indicate that no CRC check should be performed. The program size and CRC are stored least significant byte first. The program is loaded into the lowest memory address of RAM, and the program is started from that address. The CRC is calculated over the byte stream represented by the program size and the program itself. The polynomial used is 0xEDB88320 (IEEE 802.3); the CRC register is initialized with 0xFFFFFFFF and the residue is inverted to produce the CRC. 8.1 Security register The security register enables security features on the xCORE tile. The features shown in Figure 10 provide a strong level of protection and are sufficient for providing strong IP security. Feature Bit Description 0 The JTAG interface is disabled, making it impossible for the tile state or memory content to be accessed via the JTAG interface. Disable Link access 1 Other tiles are forbidden access to the processor state via the system switch. Disabling both JTAG and Link access transforms an xCORE Tile into a “secure island” with other tiles free for non-secure user application code. Secure Boot 5 The xCORE Tile is forced to boot from address 0 of the OTP, allowing the xCORE Tile boot ROM to be bypassed (see §8). Redundant rows 7 Enables redundant rows in OTP. Sector Lock 0 8 Disable programming of OTP sector 0. Sector Lock 1 9 Disable programming of OTP sector 1. Sector Lock 2 10 Disable programming of OTP sector 2. Sector Lock 3 11 Disable programming of OTP sector 3. OTP Master Lock 12 Disable OTP programming completely: disables updates to all sectors and security register. Disable JTAG-OTP 13 Disable all (read & write) access from the JTAG interface to this OTP. 21..15 General purpose software accessable security register available to end-users. 31..22 General purpose user programmable JTAG UserID code extension. Disable JTAG Figure 10: Security register features 9 Memory 9.1 OTP The xCORE Tile integrates 8 KB one-time programmable (OTP) memory along with a security register that configures system wide security features. The OTP holds data in four sectors each containing 512 rows of 32 bits which can be used to implement secure bootloaders and store encryption keys. Data for the security register is loaded from the OTP 14 XLF208-128-TQ64 Datasheet on power up. All additional data in OTP is copied from the OTP to SRAM and executed first on the processor. The OTP memory is programmed using three special I/O ports: the OTP address port is a 16-bit port with resource ID 0x100200, the OTP data is written via a 32-bit port with resource ID 0x200100, and the OTP control is on a 16-bit port with ID 0x100300. Programming is performed through libotp and xburn. 9.2 SRAM The xCORE Tile integrates a single 128KB SRAM bank for both instructions and data. All internal memory is 32 bits wide, and instructions are either 16-bit or 32-bit. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one tile clock cycle. There is no dedicated external memory interface, although data memory can be expanded through appropriate use of the ports. 10 JTAG The JTAG module can be used for loading programs, boundary scan testing, in-circuit source-level debugging and programming the OTP memory. TDI TDI BS TAP TDO TDO TCK TMS Figure 11: JTAG chain structure The JTAG chain structure is illustrated in Figure 11. It comprises a single 1149.1 compliant TAP that can be used for boundary scan of the I/O pins. It has a 4-bit IR and 32-bit DR. It also provides access to a chip TAP that in turn can access the xCORE Tile for loading code and debugging. The JTAG module can be reset by holding TMS high for five clock cycles. The JTAG device identification register can be read by using the IDCODE instruction. Its contents are specified in Figure 12. Figure 12: IDCODE return value 15 Bit31 Device Identification Register Version 0 0 0 0 Bit0 Part Number 0 0 0 0 0 0 0 0 0 0 0 0 Manufacturer Identity 0 0 0 0 0 1 0 5 1 0 1 1 6 0 0 0 1 3 1 1 0 0 1 3 1 XLF208-128-TQ64 Datasheet The JTAG usercode register can be read by using the USERCODE instruction. Its contents are specified in Figure 13. The OTP User ID field is read from bits [22:31] of the security register , see §9.1 (all zero on unprogrammed devices). Figure 13: USERCODE return value 11 Bit31 Usercode Register OTP User ID 0 0 0 0 0 0 0 Bit0 Unused 0 0 0 0 0 0 0 0 0 Silicon Revision 0 1 0 2 1 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Board Integration The device has the following power supply pins: · VDD pins for the xCORE Tile · VDDIO pins for the I/O lines. Separate I/O supplies are provided for the left, and right side of the package; different I/O voltages may be supplied on those. The signal description (Section 4) specifies which I/O is powered from which power-supply · PLL_AVDD pins for the PLL · OTP_VCC pins for the OTP Several pins of each type are provided to minimize the effect of inductance within the package, all of which must be connected. The power supplies must be brought up monotonically and input voltages must not exceed specification at any time. VDDIO/OTP_VCC and VDD can ramp up independently. In order to reduce stresses on the device, it is preferable to make them ramp up in a short time frame of each other, no more than 50 ms apart. RST_N should be kept low until all power supplies are stable and within tolerances of their final voltage. RST_N should be at least 1 ms after VDDIO good to enable the built-in flash to settle. Power sequencing is summarised in Figure 14 Bring up in short succession System dependent timing 1.0 VDD 0 3.3 VDDIO, OTP_VCC V Figure 14: Sequencing of power supplies and RST_N 0 3.3 RST_N 0 Time The PLL_AVDD supply should be separated from the other noisier supplies on the board. The PLL requires a very clean power supply, and a low pass filter (for example, a 4.7 Ω resistor and 100 nF multi-layer ceramic capacitor) is recommended on this pin. The following ground pins are provided: 16 XLF208-128-TQ64 Datasheet · PLL_AGND for PLL_AVDD · GND for all other supplies All ground pins must be connected directly to the board ground. The VDD and VDDIO supplies should be decoupled close to the chip by several 100 nF low inductance multi-layer ceramic capacitors between the supplies and GND (for example, 100nF 0402 for each supply pin). The ground side of the decoupling capacitors should have as short a path back to the GND pins as possible. A bulk decoupling capacitor of at least 10 uF should be placed on each of these supplies. RST_N is an active-low asynchronous-assertion global reset signal. Following a reset, the PLL re-establishes lock after which the device boots up according to the boot mode (see §8). RST_N and must be asserted low during and after power up for 100 ns. 11.1 Land patterns and solder stencils The package is a 64 pin Thin Quad Flat Package (TQFP) with exposed ground paddle/heat slug on a 0.5mm pitch. The land patterns and solder stencils will depend on the PCB manufacturing process. We recommend you design them with using the IPC specifications “Generic Requirements for Surface Mount Design and Land Pattern Standards” IPC-7351B. This standard aims to achieve desired targets of heel, toe and side fillets for solder-joints. The mechanical drawings in Section 13 specify the dimensions and tolerances. 11.2 Ground and Thermal Vias Vias under the heat slug into the ground plane of the PCB are recommended for a low inductance ground connection and good thermal performance. Typical designs could use 16 vias in a 4 x 4 grid, equally spaced across the heat slug. 11.3 Moisture Sensitivity XMOS devices are, like all semiconductor devices, susceptible to moisture absorption. When removed from the sealed packaging, the devices slowly absorb moisture from the surrounding environment. If the level of moisture present in the device is too high during reflow, damage can occur due to the increased internal vapour pressure of moisture. Example damage can include bond wire damage, die lifting, internal or external package cracks and/or delamination. All XMOS devices are Moisture Sensitivity Level (MSL) 3 - devices have a shelf life of 168 hours between removal from the packaging and reflow, provided they are stored below 30C and 60% RH. If devices have exceeded these values or an included moisture indicator card shows excessive levels of moisture, then the parts should be baked as appropriate before use. This is based on information from Joint IPC/JEDEC Standard For Moisture/Reflow Sensitivity Classification For Nonhermetic Solid State Surface-Mount Devices J-STD-020 Revision D. 17 XLF208-128-TQ64 Datasheet 12 Electrical Characteristics 12.1 Absolute Maximum Ratings Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Figure 15: Absolute maximum ratings Symbol VDD PLL_AVDD VDDIO OTP_VCC Tj Tstg V(Vin) I(XxDxx) V(X0D03-8) I(VDDIOL) I(VDDIOR) Parameter Tile DC supply voltage PLL analog supply I/O supply voltage OTP supply voltage Junction temperature Storage temperature Voltage applied to any IO pin GPIO current Voltage applied to flash pins Current for VDDIOL domain Current for VDDIOR domain MIN -0.2 -0.2 -0.3 -0.3 -65 -0.3 -30 -0.3 MAX 1.1 1.1 3.75 3.75 125 150 3.75 30 VDDIO+0.5 196 196 UNITS V V V V °C °C V mA V mA mA Notes UNITS V V V V pF °C °C °C Notes A, B, C A, B, C A Exceeding these current limits will result in premature aging and reduced lifetime. B This current consumption must be evenly distributed over all VDDIO pins. C All main power (VDD, VDDIO) and ground (VSS) pins must always be connected. 12.2 Operating Conditions Symbol VDD VDDIOL VDDIOR PLL_AVDD Cl Figure 16: Operating conditions 18 Ta Tj Parameter Tile DC supply voltage I/O supply voltage I/O supply voltage PLL analog supply xCORE Tile I/O load capacitance Ambient operating temperature () Ambient operating temperature () Junction temperature MIN 0.95 3.135 3.135 0.95 0 -40 TYP 1.00 3.30 3.30 1.00 MAX 1.05 3.465 3.465 1.05 25 70 85 125 XLF208-128-TQ64 Datasheet 12.3 Figure 17: DC characteristics DC Characteristics, VDDIO=3V3 Symbol V(IH) V(IL) V(OH) V(OL) I(PU) I(PD) I(LC) Parameter Input high voltage Input low voltage Output high voltage Output low voltage Internal pull-up current (Vin=0V) Internal pull-down current (Vin=3.3V) Input leakage current MIN 2.00 -0.30 2.20 TYP MAX 3.60 0.70 0.40 -100 100 10 -10 UNITS V V V V µA µA µA Notes A A B, C B, C D D 3.0 3.0 2.0 2.0 1.0 1.0 0.0 40 60 80 100 -100 -80 -40 -20 0 0.0 I(PU) current, uA Parameter Human body model Charged Device Model MIN -2.00 -500 TYP MAX 2.00 500 UNITS KV V Notes MIN 5 TYP MAX UNITS µs µs Notes Reset Timing Symbol T(RST) T(INIT) Parameters Reset pulse width Initialization time A Shows the time taken to start booting after RST_N has gone high. 19 -60 ESD Stress Voltage Symbol HBM CDM 12.5 Figure 20: Reset timing 20 I(PD) current, uA 12.4 Figure 19: ESD stress voltage 0 IO Pin Voltage, V Figure 18: Typical internal pull-down and pull-up currents IO Pin Voltage, V A All pins except power supply pins. B All general-purpose I/Os are nominal 4 mA. C Measured with 4 mA drivers sourcing 4 mA, 8 mA drivers sourcing 8 mA. Used to guarantee logic state for an I/O when high impedance. The internal pull-ups/pull-downs should not be used to pull external circuitry. In order to pull the pin to the opposite state, a 4K7 resistor is recommended to D overome the internal pull current. 150 A XLF208-128-TQ64 Datasheet 12.6 Figure 21: xCORE Tile currents A B C D E F G H Power Consumption Symbol Parameter I(DDCQ) Quiescent VDD current PD Tile power dissipation IDD I(ADDPLL) MIN TYP MAX UNITS Notes 45 mA A, B, C 325 µW/MIPS A, D, E, F Active VDD current 310 375 mA A, G PLL_AVDD current 5 mA H 7 Use for budgetary purposes only. Assumes typical tile and I/O voltages with no switching activity. Includes PLL current. Assumes typical tile and I/O voltages with nominal switching activity. Assumes 1 MHz = 1 MIPS. PD(TYP) value is the usage power consumption under typical operating conditions. Measurement conditions: VDD = 1.0 V, VDDIO = 3.3 V, 25 °C, 500 MHz, average device resource usage. PLL_AVDD = 1.0 V The tile power consumption of the device is highly application dependent and should be used for budgetary purposes only. More detailed power analysis can be found in the xCORE-200 Power Consumption document, 12.7 Figure 22: Clock Clock Symbol f SR TJ(LT) f(MAX) Parameter Frequency Slew rate Long term jitter (pk-pk) Processor clock frequency MIN 9 0.10 TYP 25 MAX 25 2 500 UNITS MHz V/ns % MHz Notes A B A Percentage of CLK period. B Assumes typical tile and I/O voltages with nominal activity. Further details can be found in the xCORE-200 Clock Frequency Control document, 12.8 Figure 23: I/O AC characteristics xCORE Tile I/O AC Characteristics Symbol T(XOVALID) T(XOINVALID) T(XIFMAX) Parameter Input data valid window Output data invalid window Rate at which data can be sampled with respect to an external clock MIN TYP MAX UNITS 8 ns 9 ns 60 Notes MHz The input valid window parameter relates to the capability of the device to capture data input to the chip with respect to an external clock source. It is calculated as the sum of the input setup time and input hold time with respect to the external clock as measured at the pins. The output invalid window specifies the time for which an output is invalid with respect to the external clock. Note that these parameters are specified as a win- 20 XLF208-128-TQ64 Datasheet dow rather than absolute numbers since the device provides functionality to delay the incoming clock with respect to the incoming data. Information on interfacing to high-speed synchronous interfaces can be found in the Port I/O Timing document, X5821. 12.9 Figure 24: Link performance xConnect Link Performance Symbol B(2blinkP) B(5blinkP) B(2blinkS) B(5blinkS) Parameter 2b link bandwidth (packetized) 5b link bandwidth (packetized) 2b link bandwidth (streaming) 5b link bandwidth (streaming) MIN TYP MAX 87 217 100 250 UNITS MBit/s MBit/s MBit/s MBit/s Notes A, B A, B B B Assumes 32-byte packet in 3-byte header mode. Actual performance depends on size of the header and A payload. B 7.5 ns symbol time. The asynchronous nature of links means that the relative phasing of CLK clocks is not important in a multi-clock system, providing each meets the required stability criteria. 12.10 Figure 25: JTAG timing JTAG Timing Symbol f(TCK_D) f(TCK_B) T(SETUP) T(HOLD) T(DELAY) Parameter TCK frequency (debug) TCK frequency (boundary scan) TDO to TCK setup time TDO to TCK hold time TCK to output delay A Timing applies to TMS and TDI inputs. B Timing applies to TDO output from negative edge of TCK. All JTAG operations are synchronous to TCK. 21 MIN TYP MAX 18 10 5 5 15 UNITS MHz MHz ns ns ns Notes A A B XLF208-128-TQ64 Datasheet 13 22 Package Information XLF208-128-TQ64 Datasheet 13.1 Part Marking FXCCRNTMM MCYYWWXX Figure 26: Part marking scheme 14 MC - Manufacturer YYWW - Date XX - Reserved [variable length] Wafer lot code Ordering Information Figure 27: Orderable part numbers 23 LLLLLL.LL F - Product family X - Reserved CC - Number of logical cores R - RAM [in log2(kbytes)] N - Flash size [in log2(Mbytes)+1] T - Temperature grade MM - Speed grade Product Code XLF208-128-TQ64-C10A XLF208-128-TQ64-I10A Marking L30871C10 L30871I10 Qualification Commercial Industrial Speed Grade 500 MIPS 500 MIPS XLF208-128-TQ64 Datasheet Appendices A Configuration of the XLF208-128-TQ64 The device is configured through banks of registers, as shown in Figure 28. X0Dxx I/O pins xTIME scheduler Hardware response ports PLL JTAG xCORE logical core xCORE logical core xCORE logical core xCORE logical core xCORE logical core xCORE logical core Figure 28: Registers SRAM Node configuration xCONNECT Switch Processor status xCORE logical core Tile configuration xCORE logical core FLASH OTP The following communication sequences specify how to access those registers. Any messages transmitted contain the most significant 24 bits of the channel-end to which a response is to be sent. This comprises the node-identifier and the channel number within the node. if no response is required on a write operation, supply 24-bits with the last 8-bits set, which suppresses the reply message. Any multi-byte data is sent most significant byte first. A.1 Accessing a processor status register The processor status registers are accessed directly from the processor instruction set. The instructions GETPS and SETPS read and write a word. The register number should be translated into a processor-status resource identifier by shifting the register number left 8 places, and ORing it with 0x0B. Alternatively, the functions getps(reg) and setps( ,→ reg,value) can be used from XC. A.2 Accessing an xCORE Tile configuration register xCORE Tile configuration registers can be accessed through the interconnect using the functions write_tile_config_reg(tileref, ...) and read_tile_config_reg(tile ref, ,→ ...), where tileref is the name of the xCORE Tile, e.g. tile[1]. These functions implement the protocols described below. Instead of using the functions above, a channel-end can be allocated to communicate with the xCORE tile configuration registers. The destination of the channel-end should be set to 0xnnnnC20C where nnnnnn is the tile-identifier. A write message comprises the following: 24 control-token 24-bit response 16-bit 32-bit control-token 192 channel-end identifier register number data 1 XLF208-128-TQ64 Datasheet The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure). A read message comprises the following: control-token 24-bit response 16-bit control-token 193 channel-end identifier register number 1 The response to the read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure). A.3 Accessing node configuration Node configuration registers can be accessed through the interconnect using the functions write_node_config_reg(device, ...) and read_node_config_reg(device, ...), where device is the name of the node. These functions implement the protocols described below. Instead of using the functions above, a channel-end can be allocated to communicate with the node configuration registers. The destination of the channel-end should be set to 0xnnnnC30C where nnnn is the node-identifier. A write message comprises the following: control-token 24-bit response 16-bit 32-bit control-token 192 channel-end identifier register number data 1 The response to a write message comprises either control tokens 3 and 1 (for success), or control tokens 4 and 1 (for failure). A read message comprises the following: control-token 24-bit response 16-bit control-token 193 channel-end identifier register number 1 The response to a read message comprises either control token 3, 32-bit of data, and control-token 1 (for success), or control tokens 4 and 1 (for failure). 25 XLF208-128-TQ64 Datasheet B Processor Status Configuration The processor status control registers can be accessed directly by the processor using processor status reads and writes (use getps(reg) and setps(reg,value) for reads and writes). The identifiers for the registers needs a prefix “XS1_PS_” and a postfix “_NUM”, and are declared in “xs1.h” Number Figure 29: Summary 26 Perm Description Register identifier 0x00 RW RAM base address RAM_BASE 0x01 RW Vector base address VECTOR_BASE 0x02 RW xCORE Tile control XCORE_CTRL0 0x03 RO xCORE Tile boot status BOOT_CONFIG 0x05 RW Security configuration SECURITY_CONFIG 0x06 RW Ring Oscillator Control RING_OSC_CTRL 0x07 RO Ring Oscillator Value RING_OSC_DATA0 0x08 RO Ring Oscillator Value RING_OSC_DATA1 0x09 RO Ring Oscillator Value RING_OSC_DATA2 0x0A RO Ring Oscillator Value RING_OSC_DATA3 0x0C RO RAM size RAM_SIZE 0x10 DRW Debug SSR DBG_SSR 0x11 DRW Debug SPC DBG_SPC 0x12 DRW Debug SSP DBG_SSP 0x13 DRW DGETREG operand 1 DBG_T_NUM 0x14 DRW DGETREG operand 2 DBG_T_REG 0x15 DRW Debug interrupt type DBG_TYPE 0x16 DRW Debug interrupt data DBG_DATA 0x18 DRW Debug core control DBG_RUN_CTRL 0x20 .. 0x27 DRW Debug scratch DBG_SCRATCH 0x30 .. 0x33 DRW Instruction breakpoint address DBG_IBREAK_ADDR 0x40 .. 0x43 DRW Instruction breakpoint control DBG_IBREAK_CTRL 0x50 .. 0x53 DRW Data watchpoint address 1 DBG_DWATCH_ADDR1 0x60 .. 0x63 DRW Data watchpoint address 2 DBG_DWATCH_ADDR2 0x70 .. 0x73 DRW Data breakpoint control register DBG_DWATCH_CTRL XLF208-128-TQ64 Datasheet Figure 30: Summary (continued) Number Perm Description Register identifier 0x80 .. 0x83 DRW Resources breakpoint mask DBG_RWATCH_ADDR1 0x90 .. 0x93 DRW Resources breakpoint value DBG_RWATCH_ADDR2 0x9C .. 0x9F DRW Resources breakpoint control register DBG_RWATCH_CTRL B.1 RAM base address RAM_BASE 0x00 This register contains the base address of the RAM. It is initialized to 0x00040000. 0x00: RAM base address Bits Perm 31:2 RW 1:0 RO B.2 Init Description Most significant 16 bits of all addresses. - Identifier WORD_ADDRESS_BITS Reserved Vector base address VECTOR_BASE 0x01 Base address of event vectors in each resource. On an interrupt or event, the 16 most significant bits of the destination address are provided by this register; the least significant 16 bits come from the event vector. 0x01: Vector base address Bits Perm 31:18 RW 17:0 RO B.3 Init Description The event and interrupt vectors. - VECTOR_BASE Reserved xCORE Tile control Register to control features in the xCORE tile 27 Identifier XCORE_CTRL0 0x02 XLF208-128-TQ64 Datasheet Bits Perm Init 31:26 RO - 25:18 RW 0 Description Identifier Reserved RGMII TX data delay value (in PLL output cycle increments) XCORE_CTRL0_RGMII_DELAY 17:9 RW 0 RGMII TX clock divider value. TX clk rises when counter (clocked by PLL output) reaches this value and falls when counter reaches (value»1). Value programmed into this field should be actual divide value required minus 1 XCORE_CTRL0_RGMII_DIVIDE 8 RW 0 Enable RGMII interface periph ports 7:6 RO - Reserved 0x02: xCORE Tile control B.4 XCORE_CTRL0_RGMII_ENABLE 5 RW 0 Select the dynamic mode (1) for the clock divider when the clock divider is enabled. In dynamic mode the clock divider is only activated when all active threads are paused. In static mode the clock divider is always enabled. XCORE_CTRL0_CLK_DIVIDER_DYN 4 RW 0 Enable the clock divider. This divides the output of the PLL to facilitate one of the low power modes. XCORE_CTRL0_CLK_DIVIDER_EN 3:0 RO - Reserved BOOT_CONFIG 0x03 xCORE Tile boot status This read-only register describes the boot status of the xCORE tile. Bits Perm 31:24 RO 23:16 RO 15:9 RO 8 RO 7:6 RO 5 RO 4 RO 3 RO Boot ROM boots from RAM BOOT_CONFIG_BOOT_FROM_RAM 2 RO Boot ROM boots from JTAG BOOT_CONFIG_BOOT_FROM_JTAG 1:0 RO The boot PLL mode pin value. 0x03: xCORE Tile boot status B.5 Init - Description Reserved Processor number. - BOOT_CONFIG_SECURE_BOOT Reserved Indicates if core1 has been powered off BOOT_CONFIG_CORE1_POWER_DOWN_N Cause the ROM to not poll the OTP for correct read levels BOOT_CONFIG_DISABLE_OTP_POLL Security configuration Copy of the security register as read from OTP. 28 BOOT_CONFIG_PROCESSOR Reserved Overwrite BOOT_MODE. - Identifier BOOT_CONFIG_PLL_MODE_PINS SECURITY_CONFIG 0x05 XLF208-128-TQ64 Datasheet Bits Perm 31 RW 30:15 RO 14 RW Init Description Disables write permission on this register - SECUR_CFG_DISABLE_ACCESS Reserved Disable access to XCore’s global debug SECUR_CFG_DISABLE_GLOBAL_DEBUG 13 RO 12 RW lock all OTP sectors SECUR_CFG_OTP_MASTER_LOCK 11:8 RW lock bit for each OTP sector SECUR_CFG_OTP_SECTOR_LOCK 0x05: Security configuration 7 RW 6 RO 5 RW 4 RW 3:1 RO 0 RW B.6 - Identifier Reserved Enable OTP reduanacy - SECUR_CFG_OTP_REDUANACY_ENABLE Reserved Override boot mode and read boot image from OTP SECUR_CFG_SECURE_BOOT Disable JTAG access to the PLL/BOOT configuration registers SECUR_CFG_DISABLE_PLL_JTAG - Reserved Disable access to XCore’s JTAG debug TAP Ring Oscillator Control SECUR_CFG_DISABLE_XCORE_JTAG RING_OSC_CTRL 0x06 There are four free-running oscillators that clock four counters. The oscillators can be started and stopped using this register. The counters should only be read when the ring oscillator has been stopped for at least 10 core clock cycles (this can be achieved by inserting two nop instructions between the SETPS and GETPS). The counter values can be read using four subsequent registers. The ring oscillators are asynchronous to the xCORE tile clock and can be used as a source of random bits. 0x06: Ring Oscillator Control Bits Perm 31:2 RO - Reserved 1 RW 0 Core ring oscillator enable. 0 RW 0 Peripheral ring oscillator enable. B.7 Init Description Ring Oscillator Value Identifier RING_OSC_CORE_ENABLE RING_OSC_PERPH_ENABLE RING_OSC_DATA0 0x07 This register contains the current count of the xCORE Tile Cell ring oscillator. This value is not reset on a system reset. 0x07: Ring Oscillator Value 29 Bits Perm 31:16 RO Init - Description Reserved 15:0 RO 0 Ring oscillator Counter data. Identifier RING_OSC_DATA XLF208-128-TQ64 Datasheet B.8 Ring Oscillator Value RING_OSC_DATA1 0x08 This register contains the current count of the xCORE Tile Wire ring oscillator. This value is not reset on a system reset. 0x08: Ring Oscillator Value Bits Perm 31:16 RO - Reserved 15:0 RO 0 Ring oscillator Counter data. B.9 Init Description Ring Oscillator Value Identifier RING_OSC_DATA RING_OSC_DATA2 0x09 This register contains the current count of the Peripheral Cell ring oscillator. This value is not reset on a system reset. 0x09: Ring Oscillator Value Bits Perm 31:16 RO - Reserved 15:0 RO 0 Ring oscillator Counter data. B.10 Init Description Ring Oscillator Value Identifier RING_OSC_DATA RING_OSC_DATA3 0x0A This register contains the current count of the Peripheral Wire ring oscillator. This value is not reset on a system reset. 0x0A: Ring Oscillator Value Bits Perm 31:16 RO - Reserved 15:0 RO 0 Ring oscillator Counter data. B.11 Init Description Identifier RING_OSC_DATA RAM_SIZE 0x0C RAM size The size of the RAM in bytes 0x0C: RAM size Bits Perm 31:2 RO 1:0 RO B.12 Init Description Most significant 16 bits of all addresses. - Debug SSR Identifier WORD_ADDRESS_BITS Reserved DBG_SSR 0x10 This register contains the value of the SSR register when the debugger was called. 30 XLF208-128-TQ64 Datasheet Bits 31:11 Perm Init RO - Description Identifier Reserved 10 DRW Address space indentifier 9 DRW Determines the issue mode (DI bit) upon Kernel Entry after Exception or Interrupt. SR_KEDI 8 RO 7 DRW When 1 the thread is in fast mode and will continually issue. 6 DRW When 1 the thread is paused waiting for events, a lock or another resource. SR_WAITING 5 RO 4 DRW 1 when in kernel mode. 3 DRW 1 when in an interrupt handler. SR_ININT 2 DRW 1 when in an event enabling sequence. SR_INENB 1 DRW When 1 interrupts are enabled for the thread. SR_IEBLE 0 DRW When 1 events are enabled for the thread. SR_EEBLE 0x10: Debug SSR B.13 SR_QUEUE Determines the issue mode (DI bit). - SR_DI SR_FAST Reserved SR_INK DBG_SPC 0x11 Debug SPC This register contains the value of the SPC register when the debugger was called. 0x11: Debug SPC Bits Perm 31:0 DRW B.14 Init Description Value. Identifier ALL_BITS DBG_SSP 0x12 Debug SSP This register contains the value of the SSP register when the debugger was called. 0x12: Debug SSP Bits Perm 31:0 DRW B.15 Init Description Value. DGETREG operand 1 Identifier ALL_BITS DBG_T_NUM 0x13 The resource ID of the logical core whose state is to be read. 0x13: DGETREG operand 1 31 Bits Perm 31:8 RO 7:0 DRW Init - Description Identifier Reserved Thread number to be read DBG_T_NUM_NUM XLF208-128-TQ64 Datasheet B.16 DBG_T_REG 0x14 DGETREG operand 2 Register number to be read by DGETREG 0x14: DGETREG operand 2 Bits Perm 31:5 RO 4:0 DRW B.17 Init Description - Identifier Reserved Register number to be read DBG_T_REG_REG DBG_TYPE 0x15 Debug interrupt type Register that specifies what activated the debug interrupt. 0x15: Debug interrupt type Bits Perm 31:18 RO 17:16 DRW 15:8 DRW 7:3 RO 2:0 B.18 DRW Init - Description Identifier Reserved Number of the hardware breakpoint/watchpoint which caused the interrupt (always 0 for =HOST= and =DCALL=). If multiple breakpoints/watchpoints trigger at once, the lowest number is taken. DBG_TYPE_HW_NUM Number of thread which caused the debug interrupt (always 0 in the case of =HOST=). DBG_TYPE_T_NUM - Reserved 0 Indicates the cause of the debug interrupt 1: Host initiated a debug interrupt through JTAG 2: Program executed a DCALL instruction 3: Instruction breakpoint 4: Data watch point 5: Resource watch point Debug interrupt data DBG_TYPE_CAUSE DBG_DATA 0x16 On a data watchpoint, this register contains the effective address of the memory operation that triggered the debugger. On a resource watchpoint, it countains the resource identifier. 0x16: Debug interrupt data Bits Perm 31:0 DRW B.19 Init Description Value. Debug core control Identifier ALL_BITS DBG_RUN_CTRL 0x18 This register enables the debugger to temporarily disable logical cores. When returning from the debug interrupts, the cores set in this register will not execute. This enables single stepping to be implemented. 32 XLF208-128-TQ64 Datasheet 0x18: Debug core control Bits Perm 31:8 RO 7:0 Init Description - Reserved 1-hot vector defining which threads are stopped when not in debug mode. Every bit which is set prevents the respective thread from running. DBG_RUN_CTRL_STOP DRW B.20 Identifier Debug scratch DBG_SCRATCH 0x20 .. 0x27 A set of registers used by the debug ROM to communicate with an external debugger, for example over JTAG. This is the same set of registers as the Debug Scratch registers in the xCORE tile configuration. 0x20 .. 0x27: Debug scratch Bits Perm 31:0 DRW B.21 Init Description Identifier Value. Instruction breakpoint address ALL_BITS DBG_IBREAK_ADDR 0x30 .. 0x33 This register contains the address of the instruction breakpoint. If the PC matches this address, then a debug interrupt will be taken. There are four instruction breakpoints that are controlled individually. 0x30 .. 0x33: Instruction breakpoint address Bits Perm 31:0 DRW B.22 Init Description Identifier Value. Instruction breakpoint control ALL_BITS DBG_IBREAK_CTRL 0x40 .. 0x43 This register controls which logical cores may take an instruction breakpoint, and under which condition. 0x40 .. 0x43: Instruction breakpoint control 33 Bits Perm 31:24 RO Init - Description Identifier Reserved A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread. 23:16 DRW 0 15:2 RO - Reserved 1 DRW 0 When 0 break when PC == IBREAK_ADDR. When 1 = break when PC != IBREAK_ADDR. IBRK_CONDITION 0 DRW 0 When 1 the instruction breakpoint is enabled. BRK_THREADS BRK_ENABLE XLF208-128-TQ64 Datasheet B.23 Data watchpoint address 1 DBG_DWATCH_ADDR1 0x50 .. 0x53 This set of registers contains the first address for the four data watchpoints. 0x50 .. 0x53: Data watchpoint address 1 Bits Perm 31:0 DRW B.24 Init Description Identifier Value. Data watchpoint address 2 ALL_BITS DBG_DWATCH_ADDR2 0x60 .. 0x63 This set of registers contains the second address for the four data watchpoints. 0x60 .. 0x63: Data watchpoint address 2 Bits Perm 31:0 DRW B.25 Init Description Identifier Value. Data breakpoint control register ALL_BITS DBG_DWATCH_CTRL 0x70 .. 0x73 This set of registers controls each of the four data watchpoints. 0x70 .. 0x73: Data breakpoint control register Bits Perm 31:24 RO Init - Description Identifier Reserved A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread. 23:16 DRW 0 15:3 RO - Reserved 2 DRW 0 When 1 the breakpoints will be be triggered on loads. 1 DRW 0 Determines the break condition: 0 = A AND B, 1 = A OR B. 0 DRW 0 When 1 the instruction breakpoint is enabled. B.26 BRK_THREADS Resources breakpoint mask BRK_LOAD DBRK_CONDITION BRK_ENABLE DBG_RWATCH_ADDR1 0x80 .. 0x83 This set of registers contains the mask for the four resource watchpoints. 0x80 .. 0x83: Resources breakpoint mask 34 Bits Perm 31:0 DRW Init Description Value. Identifier ALL_BITS XLF208-128-TQ64 Datasheet B.27 Resources breakpoint value DBG_RWATCH_ADDR2 0x90 .. 0x93 This set of registers contains the value for the four resource watchpoints. 0x90 .. 0x93: Resources breakpoint value Bits Perm 31:0 DRW B.28 Init Description Identifier Value. Resources breakpoint control register 0x9F ALL_BITS DBG_RWATCH_CTRL 0x9C .. This set of registers controls each of the four resource watchpoints. 0x9C .. 0x9F: Resources breakpoint control register 35 Bits Perm 31:24 RO Init - Description Identifier Reserved A bit for each thread in the machine allowing the breakpoint to be enabled individually for each thread. 23:16 DRW 0 15:2 RO - Reserved 1 DRW 0 When 0 break when condition A is met. When 1 = break when condition B is met. RBRK_CONDITION 0 DRW 0 When 1 the instruction breakpoint is enabled. BRK_THREADS BRK_ENABLE XLF208-128-TQ64 Datasheet C Tile Configuration The xCORE Tile control registers can be accessed using configuration reads and writes (use write_tile_config_reg(tileref, ...) and read_tile_config_reg(tileref, ...) for reads and writes). The identifiers for the registers needs a prefix “XS1_PSWITCH_” and a postfix “_NUM”, and are declared in “xs1.h” Number Perm Description Register identifier 0x00 CRO Device identification DEVICE_ID0 0x01 CRO xCORE Tile description 1 DEVICE_ID1 0x02 CRO xCORE Tile description 2 DEVICE_ID2 0x04 CRW Control PSwitch permissions to debug registers DBG_CTRL 0x05 CRW Cause debug interrupts DBG_INT 0x06 CRW xCORE Tile clock divider PLL_CLK_DIVIDER 0x07 CRO Security configuration SECU_CONFIG 0x20 .. 0x27 CRW Debug scratch DBG_SCRATCH 0x40 CRO PC of logical core 0 T0_PC 0x41 CRO PC of logical core 1 T1_PC 0x42 CRO PC of logical core 2 T2_PC 0x43 CRO PC of logical core 3 T3_PC 0x44 CRO PC of logical core 4 T4_PC 0x45 CRO PC of logical core 5 T5_PC 0x46 CRO PC of logical core 6 T6_PC 0x47 CRO PC of logical core 7 T7_PC 0x60 CRO SR of logical core 0 T0_SR 0x61 CRO SR of logical core 1 T1_SR 0x62 CRO SR of logical core 2 T2_SR 0x63 CRO SR of logical core 3 T3_SR 0x64 CRO SR of logical core 4 T4_SR 0x65 CRO SR of logical core 5 T5_SR 0x66 CRO SR of logical core 6 T6_SR 0x67 CRO SR of logical core 7 T7_SR Figure 31: Summary C.1 Device identification This register identifies the xCORE Tile 36 DEVICE_ID0 0x00 XLF208-128-TQ64 Datasheet 0x00: Device identification Bits Perm 31:24 CRO Processor ID of this XCore. 23:16 CRO Number of the node in which this XCore is located. 15:8 CRO XCore revision. DEVICE_ID0_REVISION 7:0 CRO XCore version. DEVICE_ID0_VERSION C.2 Init Description xCORE Tile description 1 Identifier DEVICE_ID0_PID DEVICE_ID0_NODE DEVICE_ID1 0x01 This register describes the number of logical cores, synchronisers, locks and channel ends available on this xCORE tile. 0x01: xCORE Tile description 1 Bits Perm 31:24 CRO Number of channel ends. 23:16 CRO Number of the locks. DEVICE_ID1_NUM_LOCKS 15:8 CRO Number of synchronisers. DEVICE_ID1_NUM_SYNCS 7:0 RO C.3 Init - Description Identifier DEVICE_ID1_NUM_CHANENDS Reserved xCORE Tile description 2 DEVICE_ID2 0x02 This register describes the number of timers and clock blocks available on this xCORE tile. 0x02: xCORE Tile description 2 Bits Perm 31:16 RO 15:8 CRO Number of clock blocks. 7:0 CRO Number of timers. C.4 Init - Description Identifier Reserved Control PSwitch permissions to debug registers DEVICE_ID2_NUM_CLKBLKS DEVICE_ID2_NUM_TIMERS DBG_CTRL 0x04 This register can be used to control whether the debug registers (marked with permission CRW) are accessible through the tile configuration registers. When this bit is set, write -access to those registers is disabled, preventing debugging of the xCORE tile over the interconnect. 37 XLF208-128-TQ64 Datasheet 0x04: Control PSwitch permissions to debug registers Bits Perm Init 31 CRW 0 When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch, XCore(PS_DBG_Scratch) and JTAG DBG_CTRL_PSWITCH_RO RO - Reserved CRW 0 When 1 the PSwitch is restricted to RO access to all CRW registers from SSwitch DBG_CTRL_PSWITCH_RO_EXT 30:1 0 C.5 Description Identifier DBG_INT 0x05 Cause debug interrupts This register can be used to raise a debug interrupt in this xCORE tile. 0x05: Cause debug interrupts Bits Perm 31:2 RO - Reserved 1 CRW 0 1 when the processor is in debug mode. 0 CRW 0 Request a debug interrupt on the processor. C.6 Init Description xCORE Tile clock divider Identifier DBG_INT_IN_DBG DBG_INT_REQ_DBG PLL_CLK_DIVIDER 0x06 This register contains the value used to divide the PLL clock to create the xCORE tile clock. The divider is enabled under control of the tile control register 0x06: xCORE Tile clock divider Bits Perm Init Description 31 CRW 0 Clock disable. Writing ’1’ will remove the clock to the tile. 30:16 RO - Reserved 15:0 CRW 0 Clock divider. C.7 Security configuration Copy of the security register as read from OTP. 38 Identifier PLL_CLK_DISABLE PLL_CLK_DIVIDER SECU_CONFIG 0x07 XLF208-128-TQ64 Datasheet Bits Perm 31 CRO 30:15 14 Init Description Identifier Disables write permission on this register RO - CRO Disable access to XCore’s global debug SECUR_CFG_DISABLE_GLOBAL_DEBUG 13 RO 12 CRO lock all OTP sectors SECUR_CFG_OTP_MASTER_LOCK 11:8 CRO lock bit for each OTP sector SECUR_CFG_OTP_SECTOR_LOCK 0x07: Security configuration 7 CRO 6 RO 5 CRO 4 CRO 3:1 0 C.8 - SECUR_CFG_DISABLE_ACCESS Reserved Reserved Enable OTP reduanacy - SECUR_CFG_OTP_REDUANACY_ENABLE Reserved Override boot mode and read boot image from OTP SECUR_CFG_SECURE_BOOT Disable JTAG access to the PLL/BOOT configuration registers SECUR_CFG_DISABLE_PLL_JTAG RO - CRO Reserved Disable access to XCore’s JTAG debug TAP SECUR_CFG_DISABLE_XCORE_JTAG DBG_SCRATCH 0x20 .. 0x27 Debug scratch A set of registers used by the debug ROM to communicate with an external debugger, for example over the switch. This is the same set of registers as the Debug Scratch registers in the processor status. 0x20 .. 0x27: Debug scratch Bits Perm 31:0 CRW C.9 Init Description Value. PC of logical core 0 Identifier ALL_BITS T0_PC 0x40 Value of the PC of logical core 0. 0x40: PC of logical core 0 Bits Perm 31:0 CRO C.10 Init Description Value. PC of logical core 1 Value of the PC of logical core 1. 39 Identifier ALL_BITS T1_PC 0x41 XLF208-128-TQ64 Datasheet 0x41: PC of logical core 1 Bits Perm 31:0 CRO C.11 Init Description Value. PC of logical core 2 Identifier ALL_BITS T2_PC 0x42 Value of the PC of logical core 2. 0x42: PC of logical core 2 Bits Perm 31:0 CRO C.12 Init Description Value. PC of logical core 3 Identifier ALL_BITS T3_PC 0x43 Value of the PC of logical core 3. 0x43: PC of logical core 3 Bits Perm 31:0 CRO C.13 Init Description Value. PC of logical core 4 Identifier ALL_BITS T4_PC 0x44 Value of the PC of logical core 4. 0x44: PC of logical core 4 Bits Perm 31:0 CRO C.14 Init Description Value. PC of logical core 5 Identifier ALL_BITS T5_PC 0x45 Value of the PC of logical core 5. 0x45: PC of logical core 5 Bits Perm 31:0 CRO C.15 Init Description Value. PC of logical core 6 Value of the PC of logical core 6. 40 Identifier ALL_BITS T6_PC 0x46 XLF208-128-TQ64 Datasheet 0x46: PC of logical core 6 Bits Perm 31:0 CRO C.16 Init Description Value. PC of logical core 7 Identifier ALL_BITS T7_PC 0x47 Value of the PC of logical core 7. 0x47: PC of logical core 7 Bits Perm 31:0 CRO C.17 Init Description Value. SR of logical core 0 Identifier ALL_BITS T0_SR 0x60 Value of the SR of logical core 0 0x60: SR of logical core 0 Bits Perm 31:0 CRO C.18 Init Description Value. SR of logical core 1 Identifier ALL_BITS T1_SR 0x61 Value of the SR of logical core 1 0x61: SR of logical core 1 Bits Perm 31:0 CRO C.19 Init Description Value. SR of logical core 2 Identifier ALL_BITS T2_SR 0x62 Value of the SR of logical core 2 0x62: SR of logical core 2 Bits Perm 31:0 CRO C.20 Init Description Value. SR of logical core 3 Value of the SR of logical core 3 41 Identifier ALL_BITS T3_SR 0x63 XLF208-128-TQ64 Datasheet 0x63: SR of logical core 3 Bits Perm 31:0 CRO C.21 Init Description Value. SR of logical core 4 Identifier ALL_BITS T4_SR 0x64 Value of the SR of logical core 4 0x64: SR of logical core 4 Bits Perm 31:0 CRO C.22 Init Description Value. SR of logical core 5 Identifier ALL_BITS T5_SR 0x65 Value of the SR of logical core 5 0x65: SR of logical core 5 Bits Perm 31:0 CRO C.23 Init Description Value. SR of logical core 6 Identifier ALL_BITS T6_SR 0x66 Value of the SR of logical core 6 0x66: SR of logical core 6 Bits Perm 31:0 CRO C.24 Init Description Value. SR of logical core 7 Identifier ALL_BITS T7_SR 0x67 Value of the SR of logical core 7 0x67: SR of logical core 7 42 Bits Perm 31:0 CRO Init Description Value. Identifier ALL_BITS XLF208-128-TQ64 Datasheet D Node Configuration The digital node control registers can be accessed using configuration reads and writes (use write_node_config_reg(device, ...) and read_node_config_reg(device, ...) for reads and writes). The identifiers for the registers needs a prefix “XS1_SSWITCH_” and a postfix “_NUM”, and are declared in “xs1.h” Number 0x00 Figure 32: Summary Perm Description Register identifier RO Device identification DEVICE_ID0 0x01 RO System switch description DEVICE_ID1 0x04 RW Switch configuration NODE_CONFIG 0x05 RW Switch node identifier NODE_ID 0x06 RW PLL settings PLL_CTL 0x07 RW System switch clock divider CLK_DIVIDER 0x08 RW Reference clock REF_CLK_DIVIDER 0x09 R System JTAG device ID register JTAG_DEVICE_ID 0x0A R System USERCODE register JTAG_USERCODE 0x0C RW Directions 0-7 DIMENSION_DIRECTION0 0x0D RW Directions 8-15 DIMENSION_DIRECTION1 0x10 RW Reserved XCORE0_GLOBAL_DEBUG_CONFIG 0x11 RW Reserved. XCORE1_GLOBAL_DEBUG_CONFIG 0x1F RO Debug source GLOBAL_DEBUG_SOURCE 0x20 .. 0x28 RW Link status, direction, and network SLINK 0x40 .. 0x47 RO PLink status and network PLINK 0x80 .. 0x88 RW Link configuration and initialization XLINK 0xA0 .. 0xA7 RW Static link configuration XSTATIC D.1 Device identification DEVICE_ID0 0x00 This register contains version and revision identifiers and the mode-pins as sampled at boot-time. 0x00: Device identification 43 Bits Perm Init 31:24 RO 23:16 RO Sampled values of BootCtl pins on Power On Reset. SS_DEVICE_ID0_BOOT_CTRL 15:8 RO SSwitch revision. SS_DEVICE_ID0_REVISION 7:0 RO SSwitch version. SS_DEVICE_ID0_VERSION - Description Identifier Reserved XLF208-128-TQ64 Datasheet D.2 DEVICE_ID1 0x01 System switch description This register specifies the number of processors and links that are connected to this switch. 0x01: System switch description Bits Perm 31:24 RO 23:16 RO Number of SLinks on the SSwitch. 15:8 RO Number of processors on the SSwitch. 7:0 RO Number of processors on the device. D.3 Init - Description Identifier Reserved Switch configuration SS_DEVICE_ID1_NUM_SLINKS SS_DEVICE_ID1_NUM_PROCESSORS SS_DEVICE_ID1_NUM_PLINKS_PER_PROC NODE_CONFIG 0x04 This register enables the setting of two security modes (that disable updates to the PLL or any other registers) and the header-mode. Bits 0x04: Switch configuration Perm Init Description Identifier 31 RW 0 0 = SSCTL registers have write access. 1 = SSCTL registers can not be written to. SS_NODE_CONFIG_DISABLE_SSCTL_UPDATE 30:9 RO - Reserved 0 = PLL_CTL_REG has write access. 1 = PLL_CTL_REG can not be written to. 8 RW 0 7:1 RO - Reserved 0 RW 0 0 = 2-byte headers, 1 = 1-byte headers (reset as 0). D.4 SS_NODE_CONFIG_DISABLE_PLL_CTL_REG Switch node identifier SS_NODE_CONFIG_HEADERS NODE_ID 0x05 This register contains the node identifier. 0x05: Switch node identifier Bits Perm Init Description 31:16 RO - Reserved 15:0 RW 0 The unique ID of this node. D.5 PLL settings Identifier SS_NODE_ID_ID PLL_CTL 0x06 An on-chip PLL multiplies the input clock up to a higher frequency clock, used to clock the I/O, processor, and switch, see Oscillator. Note: a write to this register will cause the tile to be reset. 44 XLF208-128-TQ64 Datasheet Bits 31 Perm Init Description Identifier RW If set to 1, the chip will not be reset 30 RW If set to 1, the chip will not wait for the PLL to re-lock. Only use this if a gradual change is made to the PLL SS_PLL_CTL_NLOCK 29 DW If set to 1, set the PLL to be bypassed 28 DW If set to 1, set the boot mode to boot from JTAG 27:26 RO 25:23 RW 22:21 RO 20:8 RW 7 RO 6:0 RW 0x06: PLL settings D.6 - SS_PLL_CTL_NRESET SS_TEST_MODE_PLL_BYPASS SS_TEST_MODE_BOOT_JTAG Reserved Output divider value range from 0 (8’h0) to 7 (8’h7). OD value. SS_PLL_CTL_POST_DIVISOR - Reserved Feedback multiplication ratio, range from 0 (8’h0) to 4095 (8’h3FF). F value. SS_PLL_CTL_FEEDBACK_MUL - Reserved Oscilator input divider value range from 0 (8’h0) to 63 (8’h3F). R value. SS_PLL_CTL_INPUT_DIVISOR System switch clock divider CLK_DIVIDER 0x07 Sets the ratio of the PLL clock and the switch clock. 0x07: System switch clock divider Bits Perm 31:16 RO - Reserved 15:0 RW 0 SSwitch clock generation D.7 Init Description Reference clock Identifier SS_CLK_DIVIDER_CLK_DIV REF_CLK_DIVIDER 0x08 Sets the ratio of the PLL clock and the reference clock used by the node. 0x08: Reference clock 45 Bits Perm Init Description 31:16 RO - Reserved 15:0 RW 3 Software ref. clock divider Identifier SS_SSWITCH_REF_CLK_DIV XLF208-128-TQ64 Datasheet D.8 0x09: System JTAG device ID register System JTAG device ID register Bits Perm 31:28 RO SS_JTAG_DEVICE_ID_VERSION 27:12 RO SS_JTAG_DEVICE_ID_PART_NUM 11:1 RO SS_JTAG_DEVICE_ID_MANU_ID 0 RO SS_JTAG_DEVICE_ID_CONST_VAL D.9 0x0A: System USERCODE register Init JTAG_DEVICE_ID 0x09 Description System USERCODE register JTAG_USERCODE 0x0A Bits Perm 31:18 RO JTAG USERCODE value programmed into OTP SR 17:0 RO metal fixable ID code D.10 Init Identifier Description Identifier SS_JTAG_USERCODE_OTP SS_JTAG_USERCODE_MASKID DIMENSION_DIRECTION0 0x0C Directions 0-7 This register contains eight directions, for packets with a mismatch in bits 7..0 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit. 0x0C: Directions 0-7 Bits Perm 31:28 RW 0 The direction for packets whose dimension is 7. DIM7_DIR 27:24 RW 0 The direction for packets whose dimension is 6. DIM6_DIR 23:20 RW 0 The direction for packets whose dimension is 5. DIM5_DIR 19:16 RW 0 The direction for packets whose dimension is 4. DIM4_DIR 15:12 RW 0 The direction for packets whose dimension is 3. DIM3_DIR 11:8 RW 0 The direction for packets whose dimension is 2. DIM2_DIR 7:4 RW 0 The direction for packets whose dimension is 1. DIM1_DIR 3:0 RW 0 The direction for packets whose dimension is 0. DIM0_DIR D.11 Init Directions 8-15 Description Identifier DIMENSION_DIRECTION1 0x0D This register contains eight directions, for packets with a mismatch in bits 15..8 of the node-identifier. The direction in which a packet will be routed is goverened by the most significant mismatching bit. 46 XLF208-128-TQ64 Datasheet 0x0D: Directions 8-15 Bits Perm Init Description Identifier 31:28 RW 0 The direction for packets whose dimension is F. DIMF_DIR 27:24 RW 0 The direction for packets whose dimension is E. DIME_DIR 23:20 RW 0 The direction for packets whose dimension is D. DIMD_DIR 19:16 RW 0 The direction for packets whose dimension is C. DIMC_DIR 15:12 RW 0 The direction for packets whose dimension is B. DIMB_DIR 11:8 RW 0 The direction for packets whose dimension is A. DIMA_DIR 7:4 RW 0 The direction for packets whose dimension is 9. DIM9_DIR 3:0 RW 0 The direction for packets whose dimension is 8. DIM8_DIR D.12 XCORE0_GLOBAL_DEBUG_CONFIG 0x10 Reserved Reserved. Bits 0x10: Reserved Perm Init Description Identifier 31:2 RO - Reserved 1 RW 0 Reserved. GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ 0 RW 0 Reserved. GLOBAL_DEBUG_ENABLE_INDEBUG D.13 XCORE1_GLOBAL_DEBUG_CONFIG 0x11 Reserved. Reserved. 0x11: Reserved. Bits Perm 31:2 RO - Reserved 1 RW 0 Reserved. GLOBAL_DEBUG_ENABLE_GLOBAL_DEBUG_REQ 0 RW 0 Reserved. GLOBAL_DEBUG_ENABLE_INDEBUG D.14 Init Description Debug source Contains the source of the most recent debug event. 47 Identifier GLOBAL_DEBUG_SOURCE 0x1F XLF208-128-TQ64 Datasheet Bits 0x1F: Debug source Perm 31:5 RO 4 RW 3:2 RO 1 RW 0 RW D.15 Init Description - Identifier Reserved Reserved. - GLOBAL_DEBUG_SOURCE_EXTERNAL_PAD_INDEBUG Reserved If set, XCore1 is the source of last GlobalDebug event. GLOBAL_DEBUG_SOURCE_XCORE1_INDEBUG If set, XCore0 is the source of last GlobalDebug event. GLOBAL_DEBUG_SOURCE_XCORE0_INDEBUG Link status, direction, and network SLINK 0x20 .. 0x28 These registers contain status information for low level debugging (read-only), the network number that each link belongs to, and the direction that each link is part of. The registers control links 0..7. Bits Perm 31:26 RO 25:24 RO Identify the SRC_TARGET type 0 - SLink, 1 - PLink, 2 - SSCTL, 3 Undefine. SLINK_SRC_TARGET_TYPE 23:16 RO When the link is in use, this is the destination link number to which all packets are sent. SLINK_SRC_TARGET_ID 15:12 RO - Reserved 11:8 RW 0 The direction that this link operates in. 7:6 RO - Reserved 5:4 RW 0 3 RO - 2 RO 1 RO 1 when the dest side of the link is in use. LINK_DST_INUSE 0 RO 1 when the source side of the link is in use. LINK_SRC_INUSE 0x20 .. 0x28: Link status, direction, and network D.16 Init - Description Identifier Reserved LINK_DIRECTION Determines the network to which this link belongs, reset as 0. LINK_NETWORK Reserved 1 when the current packet is considered junk and will be thrown away. LINK_JUNK PLink status and network PLINK 0x40 .. 0x47 These registers contain status information and the network number that each processorlink belongs to. 48 XLF208-128-TQ64 Datasheet Bits Perm 31:26 RO 25:24 RO Identify the SRC_TARGET type 0 - SLink, 1 - PLink, 2 - SSCTL, 3 Undefine. PLINK_SRC_TARGET_TYPE 23:16 RO When the link is in use, this is the destination link number to which all packets are sent. PLINK_SRC_TARGET_ID 15:6 RO - 5:4 RW 0 3 RO - 2 RO 1 RO 1 when the dest side of the link is in use. LINK_DST_INUSE 0 RO 1 when the source side of the link is in use. LINK_SRC_INUSE 0x40 .. 0x47: PLink status and network D.17 Init - Description Identifier Reserved Reserved Determines the network to which this link belongs, reset as 0. LINK_NETWORK Reserved 1 when the current packet is considered junk and will be thrown away. LINK_JUNK Link configuration and initialization XLINK 0x80 .. 0x88 These registers contain configuration and debugging information specific to external links. The link speed and width can be set, the link can be initialized, and the link status can be monitored. The registers control links 0..7. Bits 0x80 .. 0x88: Link configuration and initialization 49 Perm Init Description Identifier Write to this bit with ’1’ will enable the XLink, writing ’0’ will disable it. This bit controls the muxing of ports with overlapping xlinks. 31 RW 30 RW 0 0: operate in 2 wire mode; 1: operate in 5 wire mode 29:28 RO - Reserved 27 RO Rx buffer overflow or illegal token encoding received. 26 RO 0 This end of the xlink has issued credit to allow the remote end to transmit RX_CREDIT 25 RO 0 This end of the xlink has credit to allow it to transmit. 24 WO Clear this end of the xlink’s credit and issue a HELLO token. 23 WO Reset the receiver. The next symbol that is detected will be the first symbol in a token. XLINK_RX_RESET 22 RO - Reserved 21:11 RW 0 Specify min. number of idle system clocks between two continuous symbols witin a transmit token -1. XLINK_INTRA_TOKEN_DELAY 10:0 RW 0 Specify min. number of idle system clocks between two continuous transmit tokens -1. XLINK_INTER_TOKEN_DELAY XLINK_ENABLE XLINK_WIDE XLINK_RX_ERROR TX_CREDIT XLINK_HELLO XLF208-128-TQ64 Datasheet D.18 Static link configuration XSTATIC 0xA0 .. 0xA7 These registers are used for static (ie, non-routed) links. When a link is made static, all traffic is forwarded to the designated channel end and no routing is attempted. The registers control links C, D, A, B, G, H, E, and F in that order. Bits 0xA0 .. 0xA7: Static link configuration 50 Perm Init Description Identifier 31 RW 0 Enable static forwarding. 30:9 RO - Reserved 8 RW 0 The destination processor on this node that packets received in static mode are forwarded to. XSTATIC_DEST_PROC 7:5 RO - Reserved 4:0 RW 0 The destination channel end on this node that packets received in static mode are forwarded to. XSTATIC_DEST_CHAN_END XSTATIC_ENABLE XLF208-128-TQ64 Datasheet E JTAG, xSCOPE and Debugging If you intend to design a board that can be used with the XMOS toolchain and xTAG debugger, you will need an xSYS header on your board. Figure 33 shows a decision diagram which explains what type of xSYS connectivity you need. The three subsections below explain the options in detail. YES YES Figure 33: Decision diagram for the xSYS header NO Is xSCOPE required YES Is fast printf required ? Use full xSYS header See section 3 E.1 Is debugging required? NO YES Does the SPI flash need to be programmed? NO NO Use JTAG xSYS header See section 2 No xSYS header required See section 1 No xSYS header The use of an xSYS header is optional, and may not be required for volume production designs. However, the XMOS toolchain expects the xSYS header; if you do not have an xSYS header then you must provide your own method for writing to flash/OTP and for debugging. E.2 JTAG-only xSYS header The xSYS header connects to an xTAG debugger, which has a 20-pin 0.1" female IDC header. The design will hence need a male IDC header. We advise to use a boxed header to guard against incorrect plug-ins. If you use a 90 degree angled header, make sure that pins 2, 4, 6, ..., 20 are along the edge of the PCB. Connect pins 4, 8, 12, 16, 20 of the xSYS header to ground, and then connect: · TDI to pin 5 of the xSYS header · TMS to pin 7 of the xSYS header · TCK to pin 9 of the xSYS header · TDO to pin 13 of the xSYS header The RST_N net should be open-drain, active-low, and have a pull-up to VDDIO. 51 XLF208-128-TQ64 Datasheet E.3 Full xSYS header For a full xSYS header you will need to connect the pins as discussed in Section E.2, and then connect a 2-wire xCONNECT Link to the xSYS header. The links can be found in the Signal description table (Section 4): they are labelled XL0, XL1, etc in the function column. The 2-wire link comprises two inputs and outputs, labelled 1out , 0out , 0in , and 1in . For example, if you choose to use XL0 for xSCOPE I/O, you need to connect up XL01out , XL00out , XL00in , XL01in as follows: · XL01out (X0D43) to pin 6 of the xSYS header with a 33R series resistor close to the device. · XL00out (X0D42) to pin 10 of the xSYS header with a 33R series resistor close to the device. · XL00in (X0D41) to pin 14 of the xSYS header. · XL01in (X0D40) to pin 18 of the xSYS header. 52 XLF208-128-TQ64 Datasheet F Schematics Design Check List This section is a checklist for use by schematics designers using the XLF208-128-TQ64. Each of the following sections contains items to check for each design. F.1 Power supplies The VDD (core) supply ramps monotonically (rises constantly) from 0V to its final value (0.95V - 1.05V) within 10ms (Section 11). The VDD (core) supply is capable of supplying 375 mA (Section 11 and Figure 17). PLL_AVDD is filtered with a low pass filter, for example an RC filter, see Sec- . tion 11 F.2 Power supply decoupling The design has multiple decoupling capacitors per supply, for example at least four0402 or 0603 size surface mount capacitors of 100nF in value, per supply (Section 11). A bulk decoupling capacitor of at least 10uF is placed on each supply (Section 11). F.3 Power on reset The RST_N pins are asserted (low) until all supplies are good. There is enough time between VDDIO power good and RST_N to allow any boot flash to settle. F.4 Clock The CLK input pin is supplied with a clock with monotonic rising edges and low jitter. You have chosen an input clock frequency that is supported by the device (Section 7). F.5 Boot X0D01 has a 1K pull-up to VDDIOL (Section 8). 53 XLF208-128-TQ64 Datasheet The device is kept in reset for at least 1 ms after VDDIOL has reached its minimum level (Section 8). F.6 JTAG, XScope, and debugging You have decided as to whether you need an XSYS header or not (Section E) If you have not included an XSYS header, you have devised a method to program the SPI-flash or OTP (Section E). F.7 GPIO You have not mapped both inputs and outputs to the same multi-bit port. Pins X0D04, X0D05, X0D06, and X0D07 are output only and are, during and after reset, pulled low or not connected (Section 8) F.8 Multi device designs Skip this section if your design only includes a single XMOS device. One device is connected to a QSPI or SPI flash for booting. Devices that boot from link have, for example, X0D06 pulled high and have link XL0 connected to a device to boot from (Section 8). 54 XLF208-128-TQ64 Datasheet G PCB Layout Design Check List This section is a checklist for use by PCB designers using the XS2-LF8B128-TQ64. Each of the following sections contains items to check for each design. G.1 Ground Plane Multiple vias (eg, 9) have been used to connect the center pad to the PCB ground plane. These minimize impedance and conduct heat away from the device. (Section 11.2). Other than ground vias, there are no (or only a few) vias underneath or closely around the device. This create a good, solid, ground plane. G.2 Power supply decoupling The decoupling capacitors are all placed close to a supply pin (Section 11). The decoupling capacitors are spaced around the device (Section 11). The ground side of each decoupling capacitor has a direct path back to the center ground of the device. G.3 PLL_AVDD The PLL_AVDD filter (especially the capacitor) is placed close to the PLL_AVDD pin (Section 11). 55 XLF208-128-TQ64 Datasheet H Associated Design Documentation Document Title Information Document Estimating Power Consumption For XS1-LF Devices Power consumption Link XMOS Programming Guide Timers, ports, clocks, cores and channels Link xTIMEcomposer User Guide Compilers, assembler and linker/mapper Link Timing analyzer, xScope, debugger Flash and OTP programming utilities I Related Documentation Document Title Information Document xCORE200: the XMOS XS2 Architecture ISA manual Link I/O timings for xCORE200 Port timings Link xCONNECT Architecture Link, switch and system information Link XS1-LF Link Performance and Design Guidelines Link timings Link xCORE-200 Clock Frequency Control Advanced clock control LinkLink XS1-L Active Power Conservation Low-power mode during idle Link 56 XLF208-128-TQ64 Datasheet J Revision History Date Description 2015-03-20 Preliminary release 2015-04-14 Added RST to pins to be pulled hard, and removed reference to TCK from Errata Removed TRST_N references in packages that have no TRST_N New diagram for boot from embedded flash showing ports Pull up requirements for shared clock and external resistor for QSPI 2015-05-06 Removed references to DEBUG_N 2015-07-09 Updated electrical characteristics - Section 12 2015-08-27 Updated part marking - Section 14 2016-01-05 Updated Power Supply and Multi Device Designs in Schematics Checklist - Section F 2016-04-20 Typical internal pull-up and pull down current diagrams added - Section 12 2017-09-19 Added Absolute Maximum Ratings - Section 12.1 Reference document links updated - Section H 2018-03-23 Incorrect IDCODE return value updated - Section 10 2020-10-05 Released documentation for A revision that uses different flash - Section 8 Copyright © 2020, All Rights Reserved. Xmos Ltd. is the owner or licensee of this design, code, or Information (collectively, the “Information”) and is providing it to you “AS IS” with no warranty of any kind, express or implied and shall have no liability in relation to its use. Xmos Ltd. makes no representation that the Information, or any particular implementation thereof, is or will be free from any claims of infringement and again, shall have no liability in relation to any such claims. XMOS, xCore, xcore.ai, and the XMOS logo are registered trademarks of XMOS Ltd in the United Kingdom and other countries and may not be used without written permission. Company and product names mentioned in this document are the trademarks or registered trademarks of their respective owners. 57