24LC014-I/MC

24AA014/24LC014 1K I2C™ Serial EEPROM Device Selection Table Part Number VCC Range Description: Max Clock 24AA014 1.7V - 5.5V 400 kHz(1) 24LC014 2.5V - 5.5V 400 kHz Temp. Range I I, E Note 1: 100 kHz for VCC < 2.5V Features: • Single-Supply with Operation down to 1.7V • Low-Power CMOS Technology: - 1 mA active current, typical - 1 A standby current, typical at 5.5V • Organized as a Single Block of 128 Bytes (128 x 8) • Hardware Write Protection for Entire Array • 2-Wire Serial Interface Bus, I2C™ Compatible • 100 kHz and 400 kHz Clock Compatibility • Page Write Buffer for up to 16 Bytes • Self-Timed Write Cycle (including auto-erase) • 5 ms max. Write Cycle Time • Address Lines allow up to Eight Devices on Bus • 1,000,000 Erase/Write Cycles • ESD Protection > 4,000V • Data Retention > 200 Years • 8-Lead PDIP, SOIC, TSSOP, DFN, TDFN and MSOP Packages • 6-Lead SOT-23 Package • Pb-Free and RoHS Compliant • Available for Extended Temperature Ranges: - Industrial (I): -40°C to +85°C - Automotive (E) -40°C to +125°C The Microchip Technology Inc. 24AA014/24LC014 is a 1 Kbit Serial Electrically Erasable PROM with operation down to 1.7V. The device is organized as a single block of 128 x 8-bit memory with a 2-wire serial interface. Low-current design permits operation with typical standby and active currents of only 1 A and 1 mA, respectively. The device has a page write capability for up to 16 bytes of data. Functional address lines allow the connection of up to eight 24AA014/24LC014 devices on the same bus for up to 8 Kbits of contiguous EEPROM memory. The device is available in the standard 8-pin PDIP, 8-pin SOIC (150 mil), TSSOP, 2x3 DFN and TDFN and MSOP packages. The 24AA014/ 24LC014 is also available in the 6-lead SOT-23 package. Package Types PDIP/SOIC/TSSOP/MSOP A0 1 8 DFN/TDFN A0 1 VCC A1 2 7 WP A2 3 6 SCL VSS 4 5 SDA 8 VCC 7 WP A1 2 6 SCL A2 3 VSS 4 5 SDA SOT-23 SCL 1 6 VCC VSS 2 5 A0 SDA 3 4 A1 Block Diagram A0 A1 A2 I/O Control Logic WP Memory Control Logic HV Generator XDEC EEPROM Array SDA SCL VCC VSS Write-Protect Circuitry YDEC Sense Amp. R/W Control  2010 Microchip Technology Inc. DS21809G-page 1 24AA014/24LC014 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings (†) VCC .............................................................................................................................................................................6.5V All inputs and outputs w.r.t. VSS ......................................................................................................... -0.6V to VCC +1.0V Storage temperature ...............................................................................................................................-65°C to +150°C Ambient temperature with power applied ................................................................................................-40°C to +125°C ESD protection on all pins  4 kV † NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. TABLE 1-1: DC SPECIFICATIONS DC CHARACTERISTICS Param. Symbol No. Characteristic Industrial (I): TA = -40°C to +85°C, VCC = +1.7V to +5.5V Automotive (E): TA = -40°C to +125°C, VCC = +2.5V to +5.5V Min. Typ. Max. Units Conditions — A0, A1, A2, SCL, SDA and WP pins — — — — — D1 VIH High-level input voltage 0.7 VCC — — V — D2 VIL Low-level input voltage D3 VHYS Hysteresis of Schmitt Trigger inputs D4 VOL Low-level output voltage — — 0.3 VCC V 0.2 VCC for VCC < 2.5V 0.05 VCC — — V (Note) — — 0.40 V IOL = 3.0 mA, VCC = 2.5V D5 ILI Input leakage current — — ±1 A VIN = VSS or VCC D6 ILO Output leakage current — — ±1 A VOUT = VSS or VCC D7 CIN, COUT Pin capacitance (all inputs/outputs) — — 10 pF VCC = 5.5V (Note) TA = 25°C, FCLK = 1 MHz D8 ICC write Operating current — 0.1 3 mA VCC = 5.5V, SCL = 400 kHz — 0.05 1 mA — — — 0.01 — 1 5 A A Industrial Automotive SDA = SCL = VCC A0, A1, A2, WP = VSS D9 ICC read D10 ICCS Note: Standby current This parameter is periodically sampled and not 100% tested. DS21809G-page 2  2010 Microchip Technology Inc. 24AA014/24LC014 TABLE 1-2: AC CHARACTERISTICS Industrial (I): TA = -40°C to +85°C, VCC = +1.7V to +5.5V Automotive (E): TA = -40°C to +125°C, VCC = +2.5V to +5.5V AC CHARACTERISTICS Param. No. Symbol Characteristic Min. Max. Units Conditions 1 FCLK Clock frequency — — 100 400 kHz 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 2 THIGH Clock high time 4000 600 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 3 TLOW Clock low time 4700 1300 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 4 TR SDA and SCL rise time (Note 1) — — 1000 300 ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 5 TF SDA and SCL fall time (Note 1) — — 1000 300 ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 6 THD:STA Start condition hold time 4000 600 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 7 TSU:STA Start condition setup time 4700 600 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 8 THD:DAT Data input hold time 0 — ns (Note 2) 9 TSU:DAT Data input setup time 250 100 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 10 TSU:STO Stop condition setup time 4000 600 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 11 TSU:WP WP setup time 4000 600 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 12 THD:WP WP hold time 4700 600 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 13 TAA Output valid from clock (Note 2) — — 3500 900 ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 14 TBUF Bus free time: Time the bus must be free before a new transmission can start 4700 1300 — — ns 1.7V  VCC < 1.8V 1.8V  VCC  5.5V 16 TSP Input filter spike suppression (SDA and SCL pins) — 50 ns (Note 1 and Note 3) — 17 TWC Write cycle time (byte or page) — 5 ms 18 — Endurance 1M — cycles 25°C, VCC = 5.5V, Block mode (Note 4) Note 1: Not 100% tested. CB = total capacitance of one bus line in pF. 2: As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. 3: The combined TSP and VHYS specifications are due to new Schmitt Trigger inputs, which provide improved noise spike suppression. This eliminates the need for a TI specification for standard operation. 4: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from Microchip’s web site at www.microchip.com.  2010 Microchip Technology Inc. DS21809G-page 3 24AA014/24LC014 FIGURE 1-1: BUS TIMING DATA 5 SCL 7 SDA In 3 4 D4 2 8 10 9 6 16 14 13 SDA Out WP DS21809G-page 4 (protected) (unprotected) 11 12  2010 Microchip Technology Inc. 24AA014/24LC014 2.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 2-1. TABLE 2-1: PIN FUNCTION TABLE Name PDIP SOIC TSSOP DFN(1) TDFN(1) MSOP SOT-23 A0 1 1 1 1 1 1 5 Chip Address Input A1 2 2 2 2 2 2 4 Chip Address Input A2 3 3 3 3 3 3 — Chip Address Input VSS 4 4 4 4 4 4 2 Ground SDA 5 5 5 5 5 5 3 Serial Address/Data I/O Description SCL 6 6 6 6 6 6 1 Serial Clock WP 7 7 7 7 7 7 — Write-Protect Input VCC 8 8 8 8 8 8 6 +1.7V to 5.5V Power Supply Note 1: The exposed pad on the DFN/TDFN packages can be connected to VSS or left floating. 2.1 A0, A1, A2 Chip Address Inputs The A0, A1 and A2 inputs are used by the 24AA014/ 24LC014 for multiple device operation. The levels on these inputs are compared with the corresponding bits in the slave address. The chip is selected if the compare is true. Up to eight devices may be connected to the same bus by using different Chip Select bit combinations. These inputs must be connected to either VCC or VSS. For the SOT-23 devices up to four devices may be connected to the same bus using different Chip Select bit combinations. In most applications, the chip address inputs A0, A1 and A2 are hard-wired to logic ‘0’ or logic ‘1’. For applications in which these pins are controlled by a microcontroller or other programmable device, the chip address pins must be driven to logic ‘0’ or logic ‘1’ before normal device operation can proceed. 2.2 Serial Data (SDA) SDA is a bidirectional pin used to transfer addresses and data into and out of the device. Since it is an opendrain terminal, the SDA bus requires a pull-up resistor to VCC (typical 10 k for 100 kHz, 2 kfor 400 kHz). 2.3 Serial Clock (SCL) The SCL input is used to synchronize the data transfer from and to the device. 2.4 Write-Protect (WP) This pin must be connected to either VSS or VCC. If tied to VSS, write operations are enabled. If tied to VCC, write operations are inhibited but read operations are not affected. 3.0 FUNCTIONAL DESCRIPTION The 24AA014/24LC014 supports a bidirectional, 2-wire bus and data transmission protocol. A device that sends data onto the bus is defined as transmitter, while a device receiving data is defined as a receiver. The bus has to be controlled by a master device which generates the Serial Clock (SCL), controls the bus access and generates the Start and Stop conditions, while the 24AA014/24LC014 works as slave. Both master and slave can operate as transmitter or receiver, but the master device determines which mode is activated. For normal data transfer, SDA is allowed to change only during SCL low. Changes during SCL high are reserved for indicating the Start and Stop conditions.  2010 Microchip Technology Inc. DS21809G-page 5 24AA014/24LC014 4.0 BUS CHARACTERISTICS The data on the line must be changed during the low period of the clock signal. There is one bit of data per clock pulse. The following bus protocol has been defined: • Data transfer may be initiated only when the bus is not busy. • During data transfer, the data line must remain stable whenever the clock line is high. Changes in the data line while the clock line is high will be interpreted as a Start or Stop condition. Accordingly, the following bus conditions have been defined (Figure 4-1). Each data transfer is initiated with a Start condition and terminated with a Stop condition. The number of the data bytes transferred between the Start and Stop conditions is determined by the master device and is, theoretically, unlimited, though only the last sixteen will be stored when doing a write operation. When an overwrite does occur, it will replace data in a first-in first-out fashion. 4.1 4.5 Bus Not Busy (A) Each receiving device, when addressed, is required to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse, which is associated with this Acknowledge bit. Both data and clock lines remain high. 4.2 Start Data Transfer (B) A high-to-low transition of the SDA line while the clock (SCL) is high determines a Start condition. All commands must be preceded by a Start condition. 4.3 Note: A low-to-high transition of the SDA line while the clock (SCL) is high determines a Stop condition. All operations must be ended with a Stop condition. Data Valid (D) The state of the data line represents valid data when, after a Start condition, the data line is stable for the duration of the high period of the clock signal. FIGURE 4-1: SCL (A) The 24AA014/24LC014 does not generate any Acknowledge bits if an internal programming cycle is in progress. The device that acknowledges has to pull down the SDA line during the Acknowledge clock pulse in such a way that the SDA line is stable low during the high period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an Acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line high to enable the master to generate the Stop condition (Figure 4-2). Stop Data Transfer (C) 4.4 Acknowledge DATA TRANSFER SEQUENCE ON THE SERIAL BUS CHARACTERISTICS (B) (C) (D) (C) (A) SDA Start Condition FIGURE 4-2: Address or Acknowledge Valid Stop Condition Data Allowed to Change ACKNOWLEDGE TIMING Acknowledge Bit 1 SCL SDA 2 3 4 5 6 7 Data from transmitter Transmitter must release the SDA line at this point allowing the Receiver to pull the SDA line low to acknowledge the previous eight bits of data. DS21809G-page 6 8 9 1 2 3 Data from transmitter Receiver must release the SDA line at this point so the Transmitter can continue sending data.  2010 Microchip Technology Inc. 24AA014/24LC014 5.0 DEVICE ADDRESSING A control byte is the first byte received following the Start condition from the master device (Figure 5-1). The control byte consists of a four-bit control code; for the 24AA014/24LC014 this is set as ‘1010’ binary for read and write operations. The next three bits of the control byte are the Chip Select bits (A2, A1, A0). The Chip Select bits allow the use of up to eight 24AA014/ 24LC014 devices on the same bus and are used to select which device is accessed. The Chip Select bits in the control byte must correspond to the logic levels on the corresponding A2, A1 and A0 pins for the device to respond. These bits are in effect the three Most Significant bits of the word address. For the SOT-23 package, the A2 address pin is not available. During device addressing, the A2 Chip Select bit should be set to ‘0’. The last bit of the control byte defines the operation to be performed. When set to a ‘1’, a read operation is selected. When set to a ‘0’, a write operation is selected. Following the Start condition, the 24AA014/ 24LC014 monitors the SDA bus, checking the control byte being transmitted. Upon receiving a ‘1010’ code and appropriate Chip Select bits, the slave device outputs an Acknowledge signal on the SDA line. Depending on the state of the R/W bit, the 24AA014/24LC014 will select a read or write operation.  2010 Microchip Technology Inc. FIGURE 5-1: CONTROL BYTE FORMAT Read/Write Bit Chip Select Bits Control Code S 1 0 1 0 A2 A1 A0 R/W ACK Slave Address Start Bit 5.1 Acknowledge Bit Contiguous Addressing Across Multiple Devices The Chip Select bits A2, A1 and A0 can be used to expand the contiguous address space for up to 8K bits by adding up to eight 24AA014/24LC014 devices on the same bus. In this case, software can use A0 of the control byte as address bit A8, A1 as address bit A9, and A2 as address bit A10. It is not possible to sequentially read across device boundaries. For the SOT-23 package, up to four 24AA014/24LC014 devices can be added for up to 4K bits of address space. In this case, software can use A0 of the control byte as address bit A8, and A1 as address bit A9. It is not possible to sequentially read across device boundaries. DS21809G-page 7 24AA014/24LC014 6.0 WRITE OPERATIONS 6.1 Byte Write Following the Start signal from the master, the device code(4 bits), the Chip Select bits (3 bits) and the R/W bit (which is a logic low) are placed onto the bus by the master transmitter. The device will acknowledge this control byte during the ninth clock pulse. The next byte transmitted by the master is the word address and will be written into the Address Pointer of the 24AA014/ 24LC014. After receiving another Acknowledge signal from the 24AA014/24LC014, the master device will transmit the data word to be written into the addressed memory location. The 24AA014/24LC014 acknowledges again and the master generates a Stop condition. This initiates the internal write cycle and the 24AA014/24LC014 will not generate Acknowledge signals during this time (Figure 6-1). If an attempt is made to write to the protected portion of the array when the hardware write protection has been enabled, the device will acknowledge the command, but no data will be written. The write cycle time must be observed even if write protection is enabled. 6.2 The higher order four bits of the word address remain constant. If the master should transmit more than 16 bytes prior to generating the Stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the Stop condition is received, an internal write cycle will begin (Figure 6-2). If an attempt is made to write to the protected portion of the array when the hardware write protection has been enabled, the device will acknowledge the command, but no data will be written. The write cycle time must be observed even if write protection is enabled. Note: Page Write The write-control byte, word address and the first data byte are transmitted to the 24AA014/24LC014 in the same way as in a byte write. But instead of generating a Stop condition, the master transmits up to 15 additional data bytes to the 24AA014/24LC014 that are temporarily stored in the on-chip page buffer and will be written into the memory once the master has transmitted a Stop condition. Upon receipt of each word, the four lower order Address Pointer bits are internally incremented by one. 6.3 Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or ‘page size’) and end at addresses that are integer multiples of [page size – 1]. If a Page Write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page, as might be expected. It is therefore necessary that the application software prevent page write operations that would attempt to cross a page boundary. Write Protection The WP pin must be tied to VCC or VSS. If tied to VCC, the entire array will be write-protected. If the WP pin is tied to VSS, write operations to all address locations are allowed. The WP pin is not available on the SOT-23 package. FIGURE 6-1: BYTE WRITE Bus Activity Master S T A R T SDA Line S Bus Activity DS21809G-page 8 Control Byte Word Address S T O P Data P A C K A C K A C K  2010 Microchip Technology Inc. 24AA014/24LC014 FIGURE 6-2: PAGE WRITE Bus Activity Master S T A R T SDA Line S Control Byte Bus Activity  2010 Microchip Technology Inc. Word Address (n) Data (n) S T O P Data (n + 15) Data (n +1) P A C K A C K A C K A C K A C K DS21809G-page 9 24AA014/24LC014 7.0 ACKNOWLEDGE POLLING Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete (this feature can be used to maximize bus throughput). Once the Stop condition for a write command has been issued from the master, the device initiates the internally-timed write cycle and ACK polling can be initiated immediately. This involves the master sending a Start condition followed by the control byte for a Write command (R/W = 0). If the device is still busy with the write cycle, no ACK will be returned. If no ACK is returned, the Start bit and control byte must be re-sent. If the cycle is complete, the device will return the ACK and the master can then proceed with the next Read or Write command. See Figure 7-1 for a flow diagram of this operation. FIGURE 7-1: ACKNOWLEDGE POLLING FLOW Send Write Command Send Stop Condition to Initiate Write Cycle Send Start Send Control Byte with R/W = 0 Did Device Acknowledge (ACK = 0)? No Yes Next Operation DS21809G-page 10  2010 Microchip Technology Inc. 24AA014/24LC014 8.0 READ OPERATIONS Read operations are initiated in the same way as write operations, with the exception that the R/W bit of the slave address is set to ‘1’. There are three basic types of read operations: current address read, random read and sequential read. 8.1 Current Address Read The 24AA014/24LC014 contains an address counter that maintains the address of the last word accessed, internally incremented by one. Therefore, if the previous read access was to address n, the next current address read operation would access data from address n + 1. Upon receipt of the slave address with the R/W bit set to ‘1’, the 24AA014/24LC014 issues an acknowledge and transmits the 8-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24AA014/24LC014 discontinues transmission (Figure 8-1). 8.2 Random Read Random read operations allow the master to access any memory location in a random manner. To perform this type of read operation, the word address must first be set. This is done by sending the word address to the 24AA014/24LC014 as part of a write operation. FIGURE 8-1: Once the word address is sent, the master generates a Start condition following the acknowledge. This terminates the write operation, but not before the internal Address Pointer is set. The master then issues the control byte again but with the R/W bit set to a ‘1’. The 24AA014/24LC014 will then issue an acknowledge and transmits the eight-bit data word. The master will not acknowledge the transfer, but does generate a Stop condition and the 24AA014/24LC014 discontinues transmission (Figure 8-2). After this command, the internal address counter will point to the address location following the one that was just read. 8.3 Sequential Read Sequential reads are initiated in the same way as a random read except that after the 24AA014/24LC014 transmits the first data byte, the master issues an acknowledge as opposed to a Stop condition in a random read. This directs the 24AA014/24LC014 to transmit the next sequentially addressed 8-bit word (Figure 8-3). To provide sequential reads the 24AA014/24LC014 contains an internal Address Pointer which is incremented by one at the completion of each operation. This Address Pointer allows the entire memory contents to be serially read during one operation. The internal Address Pointer will automatically roll over from address 07Fh to address 000h. CURRENT ADDRESS READ Bus Activity Master S T A R T SDA Line S Bus Activity  2010 Microchip Technology Inc. Control Byte S T O P Data P A C K N O A C K DS21809G-page 11 24AA014/24LC014 FIGURE 8-2: Bus Activity Master SDA Line RANDOM READ S T A R T Control Byte S Bus Activity Master Control Byte S T O P Data (n) P S A C K A C K Bus Activity FIGURE 8-3: S T A R T Word Address (n) N O A C K A C K SEQUENTIAL READ Control Byte Data (n) Data (n + 1) Data (n + 2) S T O P Data (n + X) P SDA Line Bus Activity DS21809G-page 12 A C K A C K A C K A C K N O A C K  2010 Microchip Technology Inc. 24AA014/24LC014 9.0 PACKAGING INFORMATION 9.1 Package Marking Information 8-Lead PDIP (300 mil) Example: 24LC014 I/P e3 12F 0521 XXXXXXXX T/XXXNNN YYWW 8-Lead SOIC (3.90 mm) XXXXXXXT XXXXYYWW NNN 8-Lead TSSOP Example: 24LC014I SN e3 0521 12F Example: XXXX 4L14 TYWW I521 NNN 12F 8-Lead MSOP Example: XXXXT 4L14I YWWNNN 52112F 8-Lead 2x3 DFN XXX YWW NN 8-Lead 2x3 TDFN XXX YWW NN  2010 Microchip Technology Inc. Example: 2N4 521 12 Example: AN4 521 12 DS21809G-page 13 24AA014/24LC014 1st Line Marking Codes Part Number 24AA014 24LC014 Note: TSSOP MSOP 4A14 4L14 DFN TDFN SOT-23 I-Temp E-Temp I-Temp E-Temp I-Temp E-Temp 4A14T 2N1 — AN1 — HJNN — 4L14T 2N4 2N5 AN4 AN5 HGNN HHNN T = Temperature grade (I, E) Example: 6-Lead SOT-23 HGEC XXNN Legend: XX...X T Y YY WW NNN e3 Note: Part number or part number code Temperature (I, E) Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week ‘01’) Alphanumeric traceability code (2 characters for small packages) Pb-free JEDEC designator for Matte Tin (Sn) Note: For very small packages with no room for the Pb-free JEDEC designator e3 , the marking will only appear on the outer carton or reel label. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Please visit www.microchip.com/Pbfree for the latest information on Pb-free conversion. *Standard OTP marking consists of Microchip part number, year code, week code, and traceability code. DS21809G-page 14  2010 Microchip Technology Inc. 24AA014/24LC014           3 &' !&" &4# *!(!!& 4%&  &#& &&255***'  '54 N NOTE 1 E1 1 3 2 D E A2 A L A1 c e eB b1 b 6&! '! 9'&! 7"')  %! 7,8. 7 7 7: ; < &  & &  = =   ##4 4!!   -  1!& &   = =  "# &  "# >#& .  - -  ##4>#& .   #& 9 * 9#>#& :   *+ 1, -    !"#$%&" '  ()"&'"!&) &#*&&&#   +%&, & !& - '! !#.#  &"#' #%!  & "! ! #%!  & "! !! &$#/ !#  '! #&   .0 1,21!'!   &$& "! **& "&&  !       * ,#& . - ?1,   ##49&   - - 3 &9& 9  ?  3 & & 9  .3 3 &  R = #& )  = -    !"#$%&" '  ()"&'"!&) &#*&&&#   '! !#.#  &"#' #%!  & "! ! #%!  & "! !! &$#'' !# - '! #&   .0 1,2 1!'!   &$& "! **& "&&  ! .32 % '! ("!"*& "&&  (% % '& "  !!        * ,