25LC010AT-H/SN16KVAO

25LC010A 25LC020A 25LC040A 1K-4K SPI Serial EEPROM High Temp Family Data Sheet Features: Description: • Max. Clock 5 MHz • Low-Power CMOS Technology: - Max. Write Current: 5 mA at 5.5V, 5 MHz - Read Current: 5 mA at 5.5V, 5 MHz - Standby Current: 10 μA at 5.5V • 128 x 8 through 512 x 8-bit Organization • Byte and Page-level Write Operations • Self-Timed Erase and Write Cycles (6 ms max.) • Block Write Protection: - Protect none, 1/4, 1/2 or all of array • Built-in Write Protection: - Power-on/off data protection circuitry - Write enable latch - Write-protect pin • Sequential Read • High Reliability: - Endurance: >1M erase/write cycles - Data retention: > 200 years - ESD protection: > 4000V • Temperature Range Supported: - Extended (H): -40°C to +150°C Microchip Technology Inc. 25LCXXXA* devices are low-density 1 through 4 Kbit Serial Electrically Erasable PROMs (EEPROM). The devices are organized in blocks of x8-bit memory and support the Serial Peripheral Interface (SPI) compatible serial bus architecture. Byte-level and page-level functions are supported. The bus signals required are a clock input (SCK) plus separate data in (SI) and data out (SO) lines. Access to the device is controlled through a Chip Select (CS) input. Communication to the device can be paused via the hold pin (HOLD). While the device is paused, transitions on its inputs will be ignored, with the exception of Chip Select, allowing the host to service higher priority interrupts. The 25LCXXXA is available in a standard 8-lead SOIC package. The package is Pb-free and RoHS Compliant. Package Types (not to scale) • Package is Pb-Free and RoHS Compliant Pin Function Table Name Function CS Chip Select Input SO Serial Data Output WP Write-Protect VSS Ground SI Serial Data Input SCK Serial Clock Input HOLD VCC SOIC (SN) CS SO 1 2 8 7 VCC HOLD WP 3 6 SCK VSS 4 5 SI Hold Input Supply Voltage *25LCXXXA is used in this document as a generic part number for the 25 series devices. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 1 25LCXXXA Device Selection Table Part Number Density (bits) Organization VCC Range 25LC010A 1K 128 x 8 2.5V-5.5V 5 25LC020A 2K 256 x 8 2.5V-5.5V 25LC040A 4K 512 x 8 2.5V-5.5V DS22136B-page 2 Max. Speed Page Size (MHz) (Bytes) Preliminary Temp. Range Package 16 H SN 5 16 H SN 5 16 H SN © 2009 Microchip Technology Inc. 25LCXXXA 1.0 ELECTRICAL CHARACTERISTICS Absolute Maximum Ratings(†) VCC.............................................................................................................................................................................6.5V All inputs and outputs w.r.t. VSS ..........................................................................................................-0.6V to VCC +1.0V Storage temperature ................................................................................................................................. -65°C to 155°C Ambient temperature under bias........................................................................................................... -40°C to 150°C(1) ESD protection on all pins.......................................................................................................................................... 4 kV Note 1: AEC-Q100 reliability testing for devices intended to operate at 150°C is 1,000 hours. Any design in which the total operating time between 125°C and 150°C will be greater than 1,000 hours is not warranted without prior written approval from Microchip Technology Inc. † NOTICE: Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for an extended period of time may affect device reliability. TABLE 1-1: DC CHARACTERISTICS DC CHARACTERISTICS Param. No. Sym. Characteristic Extended (H): TA = -40°C to +150°C Min. Max. Units VCC = 2.5V to 5.5V Test Conditions D001 VIH1 High-level input voltage .7 VCC VCC+1 V D002 VIL1 0.3VCC V VCC ≥ 2.7V VIL2 Low-level input voltage -0.3 D003 -0.3 0.2VCC V VCC < 2.7V D004 VOL 0.4 V IOL = 2.1 mA VOL Low-level output voltage — D005 — 0.2 V IOL = 1.0 mA D006 VOH High-level output voltage VCC -0.5 — V IOH = -400 μA D007 ILI Input leakage current — ±2 μA CS = VCC, VIN = VSS OR VCC D008 ILO Output leakage current — ±2 μA CS = VCC, VOUT = VSS OR VCC D009 CINT Internal Capacitance (all inputs and outputs) — 7 pF TA = 25°C, CLK = 1.0 MHz, VCC = 5.0V (Note) D010 ICC Read — — 5 mA 2.5 mA VCC = 5.5V; FCLK = 5.0 MHz; SO = Open VCC = 2.5V; FCLK = 3.0 MHz; SO = Open — — 5 3 mA mA VCC = 5.5V VCC = 2.5V — — 10 μA CS = VCC = 5.5V, Inputs tied to VCC or VSS, 150°C Operating Current D011 ICC Write D012 ICCS Standby Current Note: This parameter is periodically sampled and not 100% tested. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 3 25LCXXXA TABLE 1-2: AC CHARACTERISTICS AC CHARACTERISTICS Param. Sym. No. Characteristic Extended (H): TA = -40°C to +150°C VCC = 2.5V to 5.5V Min. Max. Units Test Conditions — — 5 3 MHz MHz 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 1 FCLK Clock Frequency 2 TCSS CS Setup Time 100 150 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 3 TCSH CS Hold Time 200 250 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 4 TCSD CS Disable Time 50 — ns — 5 Tsu Data Setup Time 20 30 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 6 THD Data Hold Time 40 50 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 7 TR CLK Rise Time — 100 ns (Note 1) 8 TF CLK Fall Time — 100 ns (Note 1) 9 THI Clock High Time 100 150 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 10 TLO Clock Low Time 100 150 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 11 TCLD Clock Delay Time 50 — ns — 12 TCLE Clock Enable Time 50 — ns — 13 TV Output Valid from Clock Low — — 100 160 ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 14 THO Output Hold Time 0 — ns (Note 1) 15 TDIS Output Disable Time — — 80 160 ns ns 4.5V ≤ Vcc ≤ 5.5V (Note 1) 2.5V ≤ Vcc ≤ 4.5V (Note 1) 16 THS HOLD Setup Time 40 80 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 17 THH HOLD Hold Time 40 80 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 18 THZ HOLD Low to Output High-Z 60 160 — — ns ns 4.5V ≤ Vcc ≤ 5.5V (Note 1) 2.5V ≤ Vcc < 4.5V (Note 1) 19 THV HOLD High to Output Valid 60 160 — — ns ns 4.5V ≤ Vcc ≤ 5.5V 2.5V ≤ Vcc < 4.5V 20 TWC Internal Write Cycle Time — 6 ms (Note 2) 21 — Endurance 1,000,000 — E/W Page Mode, 25°C, VCC = 5.5V Cycles (Note 3) Note 1: This parameter is periodically sampled and not 100% tested. 2: TWC begins on the rising edge of CS after a valid write sequence and ends when the internal write cycle is complete. 3: This parameter is not tested but ensured by characterization. For endurance estimates in a specific application, please consult the Total Endurance™ Model which can be obtained from our web site: www.microchip.com. DS22136B-page 4 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA TABLE 1-3: AC TEST CONDITIONS AC Waveform: VLO = 0.2V — VHI = VCC - 0.2V (Note 1) VHI = 4.0V (Note 2) CL = 50 pF — Timing Measurement Reference Level Input 0.5 VCC Output 0.5 VCC Note 1: For VCC ≤ 4.0V 2: For VCC > 4.0V © 2009 Microchip Technology Inc. Preliminary DS22136B-page 5 25LCXXXA FIGURE 1-1: HOLD TIMING CS 17 16 17 16 SCK 18 SO n+2 SI n+2 n+1 19 High-Impedance n n 5 Don’t Care n+1 n-1 n n n-1 HOLD FIGURE 1-2: SERIAL INPUT TIMING 4 CS 2 12 11 7 8 Mode 1,1 3 SCK Mode 0,0 5 SI 6 MSB in LSB in High-Impedance SO FIGURE 1-3: SERIAL OUTPUT TIMING CS 9 3 10 Mode 1,1 SCK Mode 0,0 13 14 SO SI DS22136B-page 6 MSB out 15 ISB out Don’t Care Preliminary © 2009 Microchip Technology Inc. 25LCXXXA 2.0 PIN DESCRIPTIONS The descriptions of the pins are listed in Table 2-1. 2.4 TABLE 2-1: The SI pin is used to transfer data into the device. It receives instructions, addresses and data. Data is latched on the rising edge of the serial clock. 2.1 PIN FUNCTION TABLE Name Pin Number Function CS 1 Chip Select Input SO 2 Serial Data Output WP 3 Write-Protect Pin VSS 4 Ground SI 5 Serial Data Input SCK 6 Serial Clock Input HOLD 7 Hold Input VCC 8 Supply Voltage 2.5 Serial Clock (SCK) The SCK is used to synchronize the communication between a master and the 25LCXXXA. Instructions, addresses or data present on the SI pin are latched on the rising edge of the clock input, while data on the SO pin is updated after the falling edge of the clock input. 2.6 Chip Select (CS) A low level on this pin selects the device. A high level deselects the device and forces it into Standby mode. However, a programming cycle which is already initiated or in progress will be completed, regardless of the CS input signal. If CS is brought high during a program cycle, the device will go into Standby mode as soon as the programming cycle is complete. When the device is deselected, SO goes to the high-impedance state, allowing multiple parts to share the same SPI bus. A low-to-high transition on CS after a valid write sequence initiates an internal write cycle. After powerup, a low level on CS is required prior to any sequence being initiated. 2.2 Serial Input (SI) Serial Output (SO) Hold (HOLD) The HOLD pin is used to suspend transmission to the 25LCXXXA while in the middle of a serial sequence without having to retransmit the entire sequence again. It must be held high any time this function is not being used. Once the device is selected and a serial sequence is underway, the HOLD pin may be pulled low to pause further serial communication without resetting the serial sequence. The HOLD pin must be brought low while SCK is low, otherwise the HOLD function will not be invoked until the next SCK high-tolow transition. The 25LCXXXA must remain selected during this sequence. The SI, SCK and SO pins are in a high-impedance state during the time the device is paused and transitions on these pins will be ignored. To resume serial communication, HOLD must be brought high while the SCK pin is low, otherwise serial communication will not resume. Lowering the HOLD line at any time will tri-state the SO line. The SO pin is used to transfer data out of the 25LCXXXA. During a read cycle, data is shifted out on this pin after the falling edge of the serial clock. 2.3 Write-Protect (WP) The WP pin is a hardware write-protect input pin. When it is low, all write to the array or STATUS registers are disabled, but any other operations function normally. When WP is high, all functions including nonvolatile writes, operate normally. At any time, when WP is low, the write enable Reset latch will be reset and programming will be inhibited. However, if a write cycle is already in progress, WP going low will not change or disable the write cycle. See Table 5-1 for Write-Protect Functionality Matrix. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 7 25LCXXXA 3.0 FUNCTIONAL DESCRIPTION 3.1 Principles of Operation BLOCK DIAGRAM STATUS Register The 25LCXXXA are low-density serial EEPROMs designed to interface directly with the Serial Peripheral Interface (SPI) port of many of today’s popular microcontroller families, including Microchip’s PIC® microcontrollers. It may also interface with microcontrollers that do not have a built-in SPI port by using discrete I/ O lines programmed properly in firmware to match the SPI protocol. I/O Control Logic The 25LCXXXA contains an 8-bit instruction register. The device is accessed via the SI pin, with data being clocked in on the rising edge of SCK. The CS pin must be low and the HOLD pin must be high for the entire operation. Table 3-1 contains a list of the possible instruction bytes and format for device operation. All instructions, addresses, and data are transferred MSB first, LSB last. Data (SI) is sampled on the first rising edge of SCK after CS goes low. If the clock line is shared with other peripheral devices on the SPI bus, the user can assert the HOLD input and place the 25LCXXXA in ‘HOLD’ mode. After releasing the HOLD pin, operation will resume from the point when the HOLD was asserted. TABLE 3-1: HV Generator Memory Control Logic EEPROM Array X Dec Page Latches SI SO Y Decoder CS SCK Sense Amp. R/W Control HOLD WP VCC VSS INSTRUCTION SET Instruction Name Instruction Format READ 0000 A8011 Read data from memory array beginning at selected address WRITE 0000 A8010 Write data to memory array beginning at selected address WRDI 0000 x100 Reset the write enable latch (disable write operations) WREN 0000 x110 Set the write enable latch (enable write operations) RDSR 0000 x101 Read STATUS register WRSR 0000 x001 Note: Description Write STATUS register th For the 24LC040A device, A8 is the 9 address bit, which is used to address the entire 512 byte array. For the 24LC020A and 24LC010A devcies, A8 is a don’t care. x = don’t care. DS22136B-page 8 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA 3.2 Read Sequence The device is selected by pulling CS low. The 8-bit READ instruction is transmitted to the 25LCXXXA followed by the 8-bit address. For the 25LC040A the MSb (A8) is sent to the slave during the instruction sequence. See Figure 3-1 for more details. After the correct READ instruction and address are sent, the data stored in the memory at the selected address is shifted out on the SO pin. The data stored in the memory at the next address can be read sequentially by continuing to provide clock pulses. The internal Address Pointer is automatically incremented to the next higher address after each byte of data is shifted out. When the highest address is reached, the address counter rolls over to address 000h allowing the read cycle to be continued indefinitely. The read operation is terminated by raising the CS pin (Figure 3-1). 3.3 tionally a page address begins with ‘XXXX 0000’ and ends with ‘XXXX 1111’. If the internal address counter reaches ‘XXXX 1111’ and clock signals continue to be applied to the ship, the address counter will roll back to the first address of the page and over-write any data that previously existed in those locations. Note: Write Sequence Prior to any attempt to write data to the 25LCXXXA, the write enable latch must be set by issuing the WREN instruction (Figure 3-4). This is done by setting CS low and then clocking out the proper instruction into the 25LCXXXA. After all eight bits of the instruction are transmitted, the CS must be brought high to set the write enable latch. If the write operation is initiated immediately after the WREN instruction without CS being brought high, the data will not be written to the array because the write enable latch will not have been properly set. Once the write enable latch is set, the user may proceed by setting the CS low, issuing a WRITE instruction, followed by the 8-bit address, and then the data to be written. Up to 16 bytes can be sent to the device before a write cycle is necessary. The only restriction is that all of the bytes must reside in the same page. Addi- FIGURE 3-1: Page write operations are limited to writing bytes within a single physical page, regardless of the number of bytes actually being written. Physical page boundaries start at addresses that are integer multiples of the page buffer size (or ‘page size’) and, end at addresses that are integer multiples of page size – 1. If a page write command attempts to write across a physical page boundary, the result is that the data wraps around to the beginning of the current page (overwriting data previously stored there), instead of being written to the next page as might be expected. It is therefore necessary for the application software to prevent page write operations that would attempt to cross a page boundary. For the data to be actually written to the array, the CS must be brought high after the Least Significant bit (D0) of the nth data byte has been clocked in. If CS is brought high at any other time, the write operation will not be completed. Refer to Figure 3-6 and Figure 3-4 for more detailed illustrations on the byte write sequence and the page write sequence, respectively. While the write is in progress, the STATUS register may be read to check the status of the WIP, WEL, BP1 and BP0 bits (Figure 3-6). A read attempt of a memory array location will not be possible during a write cycle. When the write cycle is completed, the write enable latch is reset. READ SEQUENCE CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 SCK Instruction+Address MSb SI 0 0 0 0 A8 0 1 Lower Address Byte 1 A7 A6 A5 A4 A3 A2 A1 A0 Data Out High-impedance 7 SO 6 5 4 3 2 1 0 For the 24LC010A device both A8 and A7 are don’t cares. For the 24LC020A device A8 is a don’t care. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 9 25LCXXXA FIGURE 3-2: BYTE WRITE SEQUENCE CS Twc 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 SCK Lower Address Byte Instruction+Address MSb SI 0 0 0 0 A8 0 1 Data Byte 0 A7 A6 A5 A4 A3 A2 A1 A0 7 6 5 4 3 2 1 0 High-impedance SO For the 24LC010A device both A8 and A7 are don’t cares. For the 24LC020A device A8 is a don’t care. FIGURE 3-3: PAGE WRITE SEQUENCE CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 SCK Lower Address Byte Instruction+Address MSb SI 0 0 0 0 A8 0 1 Data Byte 1 0 A7 A6 A5 A4 A3 A2 A1 A0 7 6 5 4 3 2 1 0 CS 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 SCK Data Byte 2 SI 7 6 5 4 3 2 Data Byte 3 1 0 7 6 5 4 3 2 Data Byte n (16 max.) 1 0 7 6 5 4 3 2 1 0 For the 24LC010A device both A8 and A7 are don’t cares. For the 24LC020A device A8 is a don’t care. DS22136B-page 10 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA 3.4 Write Enable (WREN) and Write Disable (WRDI) The following is a list of conditions under which the write enable latch will be reset: • • • • • The 25LCXXXA contains a write enable latch. See Table 5-1 for the write-protect functionality matrix. This latch must be set before any write operation will be completed internally. The WREN instruction will set the latch, and the WRDI will reset the latch. FIGURE 3-4: Power-up WRDI instruction successfully executed WRSR instruction successfully executed WRITE instruction successfully executed WP pin is brought low WRITE ENABLE SEQUENCE (WREN) CS 0 1 2 3 4 5 6 7 SCK 0 SI 0 0 0 0 1 1 0 High-Impedance SO FIGURE 3-5: WRITE DISABLE SEQUENCE (WRDI) CS 0 1 2 3 4 5 6 7 SCK SI 0 0 0 0 0 1 10 0 High-Impedance SO © 2009 Microchip Technology Inc. Preliminary DS22136B-page 11 25LCXXXA 3.5 Read Status Register Instruction (RDSR) The Write Enable Latch (WEL) bit indicates the status of the write enable latch and is read-only. When set to a ‘1’, the latch allows writes to the array, when set to a ‘0’, the latch prohibits writes to the array. The state of this bit can always be updated via the WREN or WRDI commands regardless of the state of write protection on the STATUS register. These commands are shown in Figure 3-4 and Figure 3-5. The Read Status Register instruction (RDSR) provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows: TABLE 3-2: STATUS REGISTER 7 6 5 4 3 2 1 – – – – W/R W/R R X X X X BP1 BP0 WEL W/R = writable/readable. R = read-only. The Block Protection (BP0 and BP1) bits indicate which blocks are currently write-protected. These bits are set by the user issuing the WRSR instruction. These bits are nonvolatile, and are shown in Table 3-3. 0 R WIP See Figure 3-6 for the RDSR timing sequence. The Write-In-Process (WIP) bit indicates whether the 25LCXXXA is busy with a write operation. When set to a ‘1’, a write is in progress, when set to a ‘0’, no write is in progress. This bit is read-only. FIGURE 3-6: READ STATUS REGISTER TIMING SEQUENCE (RDSR) CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 0 SCK Instruction SI 0 0 0 0 0 1 0 1 Data from STATUS Register High-Impedance SO DS22136B-page 12 7 Preliminary 6 5 4 3 2 © 2009 Microchip Technology Inc. 25LCXXXA 3.6 Write Status Register Instruction (WRSR) writing to the appropriate bits in the STATUS register. The array is divided up into four segments. The user has the ability to write-protect none, one, two or all four of the segments of the array. The partitioning is controlled as shown in Table 3-3. The Write Status Register instruction (WRSR) allows the user to write to the nonvolatile bits in the STATUS register as shown in Table 3-2. The user is able to select one of four levels of protection for the array by TABLE 3-3: See Figure 3-6 for the WRSR timing sequence. ARRAY PROTECTION BP1 BP0 Array Addresses Write-Protected Array Addresses Unprotected 0 0 None All 0 1 Upper 1/4 Lower 3/4 1 0 Upper 1/2 Lower 1/2 1 1 All None TABLE 3-4: ARRAY PROTECTED ADDRESS LOCATIONS Density Upper 1/4 Upper 1/2 All 1K 60h - 7Fh 40h - 7Fh 00h - 7Fh 2K C0h - FFh 80h - FFh 00h - FFh 4K 180h - 1FFh 100h - 1FFh 000h - 1FFh FIGURE 3-7: WRITE STATUS REGISTER TIMING SEQUENCE (WRSR) CS 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 1 0 SCK Instruction SI 0 0 0 0 Data to STATUS Register 0 0 0 1 7 6 5 4 3 2 High-Impedance SO Note: An internal write cycle (TWC) is initiated on the rising edge of CS after a valid write STATUS register sequence. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 13 25LCXXXA 4.0 DATA PROTECTION 5.0 The following protection has been implemented to prevent inadvertent writes to the array: • The write enable latch is reset on power-up • A write enable instruction must be issued to set the write enable latch • After a byte write, page write or STATUS register write, the write enable latch is reset • CS must be set high after the proper number of clock cycles to start an internal write cycle • Access to the array during an internal write cycle is ignored and programming is continued TABLE 5-1: POWER-ON STATE The 25LCXXXA powers on in the following state: • The device is in low-power Standby mode (CS = 1) • The write enable latch is reset • SO is in high-impedance state • A high-to-low-level transition on CS is required to enter active state WRITE-PROTECT FUNCTIONALITY MATRIX WP (pin 3) WEL (SR bit 1) Protected Blocks Unprotected Blocks STATUS Register 0 (low) x Protected Protected Protected 1 (high) 0 Protected Protected Protected 1 (high) 1 Protected Writable Writable x = don’t care DS22136B-page 14 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA 6.0 PACKAGING INFORMATION 6.1 Package Marking Information Example: 8-Lead SOIC 25L040AH SN e3 0828 1L7 XXXXXXXT XXXXYYWW NNN 8-Lead SOIC Package Marking (Pb-Free) Note 1: e3 Line 1 Marking 25LC010A 25L010AT 25LC020A 25L020AT 25LC040A 25L040AT T = Temperature Grade (H). Legend: XX...X Y YY WW NNN * Device Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week ‘01’) Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator ( e3 ) can be found on the outer packaging for this package. Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information. Note: Custom marking available. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 15 25LCXXXA      !"#$% & 2% & %! % 3 ") '    %  3 $%% "% %% 144)))& &4 3 D e N E E1 NOTE 1 1 2 3 α h b h A2 A c φ L A1 L1 5% &  6&% 7!&( $ β 66-- 7 7 78 9 : % 8 ; %  < 0+ < " "3 3  . < < %"$$*   < . 8 ="% - " "3 ="% - ,0+ 8 6 %  0+ . >0+ +&$ ? %@  . < . 2%6 % 6  <  2% % 6 -2 2%  A < :A 6 "3   < . 6 "="% ( , < . "$%   .A < .A "$% 0%%&  .A < .A &   !" #$ %! &'(!%&! %( % ")%% % "   *$%+%  % , &   "-"%!" &"$  %!  "$  %!   % # ".&&  "   &  "%  -/. 0+1 0 &    % #%!  ))%!%%   -21  $   &  '! !)%!%%  '$$&% !      ) + .0 DS22136B-page 16 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA      !"#$% & 2% & %! % 3 ") '    %  3 $%% "% %% 144)))& &4 3 © 2009 Microchip Technology Inc. Preliminary DS22136B-page 17 25LCXXXA APPENDIX A: REVISION HISTORY Revision A (03/2009) Original release. Revision B (06/2009) Revised Features: Endurance; Revised Note 1 in Section 1.0 Electrical Characteristics; Revised Table 1-2, Para. 21. DS22136B-page 18 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA THE MICROCHIP WEB SITE CUSTOMER SUPPORT Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information: Users of Microchip products can receive assistance through several channels: • Product Support – Data sheets and errata, application notes and sample programs, design resources, user’s guides and hardware support documents, latest software releases and archived software • General Technical Support – Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing • Business of Microchip – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives • • • • • Distributor or Representative Local Sales Office Field Application Engineer (FAE) Technical Support Development Systems Information Line Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document. Technical support is available through the web site at: http://support.microchip.com CUSTOMER CHANGE NOTIFICATION SERVICE Microchip’s customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest. To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 19 25LCXXXA READER RESPONSE It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150. Please list the following information, and use this outline to provide us with your comments about this document. To: Technical Publications Manager RE: Reader Response Total Pages Sent ________ From: Name Company Address City / State / ZIP / Country Telephone: (_______) _________ - _________ FAX: (______) _________ - _________ Application (optional): Would you like a reply? Device: 25LCXXXA Y N Literature Number: DS22136B Questions: 1. What are the best features of this document? 2. How does this document meet your hardware and software development needs? 3. Do you find the organization of this document easy to follow? If not, why? 4. What additions to the document do you think would enhance the structure and subject? 5. What deletions from the document could be made without affecting the overall usefulness? 6. Is there any incorrect or misleading information (what and where)? 7. How would you improve this document? DS22136B-page 20 Preliminary © 2009 Microchip Technology Inc. 25LCXXXA PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office. PART NO. X Device Tape & Reel – X /XX Temp Range Package Device: 25LC010A = 25LC020A = 25LC040A = 1k-bit, 2.5V, 16 Byte Page, SPI Serial EEPROM 2k-bit, 2.5V, 16 Byte Page, SPI Serial EEPROM 4k-bit, 2.5V, 16 Byte Page, SPI Serial EEPROM Tape & Reel: Blank T = = Standard packaging Tape & Reel Temperature Range: H = -40°C to+150°C Package: SN = Plastic SOIC (3.90 mm body), 8-lead Examples: a) b) c) © 2009 Microchip Technology Inc. Preliminary 25LC010AT-H/SN = 1k-bit, 16-byte page, 2.5V Serial EEPROM, Extended temp., Tape & Reel, SOIC package 25LC020A-H/SN = 2k-bit, 16-byte page, 2.5V Serial EEPROM, Extended temp., SOIC package 25LC040AT-H/SN = 4k-bit, 16-byte page, 2.5V Serial EEPROM, Extended temp., Tape & Reel, SOIC package DS22136B-page 21 25LCXXXA NOTES: DS22136B-page 22 Preliminary © 2009 Microchip Technology Inc. Note the following details of the code protection feature on Microchip devices: • Microchip products meet the specification contained in their particular Microchip Data Sheet. • Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions. • There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip’s Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property. • Microchip is willing to work with the customer who is concerned about the integrity of their code. • Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.” Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip’s code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act. Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights. Trademarks The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A. Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, nanoWatt XLP, Omniscient Code Generation, PICC, PICC-18, PICkit, PICDEM, PICDEM.net, PICtail, PIC32 logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. © 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved. Printed on recycled paper. Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company’s quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. © 2009 Microchip Technology Inc. Preliminary DS22136B-page 23 WORLDWIDE SALES AND SERVICE AMERICAS ASIA/PACIFIC ASIA/PACIFIC EUROPE Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080 India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632 Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643 Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260 Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387 Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445 Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509 Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104 Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302 China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889 China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431 Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934 China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470 Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205 Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068 China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066 Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393 Singapore Tel: 65-6334-8870 Fax: 65-6334-8850 China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760 Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370 China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118 Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803 China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130 Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102 China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256 Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820 China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049 03/26/09 DS22136B-page 24 Preliminary © 2009 Microchip Technology Inc.