Poly-Phase High-Performance
Wide-Span Energy Metering IC
90E32A
Version 1.0
April 2, 2013
X X X X
Atmel Corporation
1600 Technology Drive, San Jose, CA 95110 USA
T: (+1)(408) 441.0311
F: (+1)(408) 436.4200
|
www.atmel.com
© 2013 Atmel Corporation. All rights reserved. / Rev.: Atmel-Meter-ATM90E32A-Eng-Datasheet-Eng_042013
Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its
subsidiaries. Other terms and product names may be trademarks of others.
DISCLAIMER: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right
is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE
ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS
INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT
SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES
FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS
BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this
document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information
contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended,
authorized, or warranted for use as components in applications intended to support or sustain life.
SAFETY-CRITICAL, MILITARY, AND AUTOMOTIVE APPLICATIONS DISCLAIMER: Atmel products are not designed for and will not be used in connection with any applications where
the failure of such products would reasonably be expected to result in significant personal injury or death (“Safety-Critical Applications”) without an Atmel officer's specific written
consent. Safety-Critical Applications include, without limitation, life support devices and systems, equipment or systems for the operation of nuclear facilities and weapons systems.
Atmel products are not designed nor intended for use in military or aerospace applications or environments unless specifically designated by Atmel as military-grade. Atmel products are
not designed nor intended for use in automotive applications unless specifically designated by Atmel as automotive-grade.
Table of Contents
FEATURES .............................................................................................................................................................................. 7
APPLICATION ......................................................................................................................................................................... 7
GENERAL DESCRIPTION ...................................................................................................................................................... 7
BLOCK DIAGRAM .................................................................................................................................................................. 8
1 PIN ASSIGNMENT ............................................................................................................................................................. 9
2 PIN DESCRIPTION .......................................................................................................................................................... 10
3 FUNCTION DESCRIPTION .............................................................................................................................................. 12
3.1
3.2
3.3
3.4
3.5
3.6
3.7
3.8
POWER SUPPLY .......................................................................................................................................................................................... 12
CLOCK .......................................................................................................................................................................................................... 12
RESET ........................................................................................................................................................................................................... 12
3.3.1 RESET Pin ....................................................................................................................................................................................... 12
3.3.2 Power On Reset (POR) .................................................................................................................................................................. 12
3.3.3 Software Reset ............................................................................................................................................................................... 12
METERING FUNCTION ................................................................................................................................................................................ 13
3.4.1 Theory of Energy Registers .......................................................................................................................................................... 13
3.4.2 Energy Registers ............................................................................................................................................................................ 15
3.4.3 Energy Pulse Output ...................................................................................................................................................................... 15
3.4.4 Startup and No-load Power ........................................................................................................................................................... 15
MEASUREMENT FUNCTION ....................................................................................................................................................................... 17
3.5.1 Active/ Reactive/ Apparent Power ................................................................................................................................................ 17
3.5.2 Fundamental / Harmonic Active Power ........................................................................................................................................ 17
3.5.3 Mean Power Factor (PF) ................................................................................................................................................................ 17
3.5.4 Voltage / Current RMS ................................................................................................................................................................... 17
3.5.5 Phase Angle .................................................................................................................................................................................... 18
3.5.6 Frequency ....................................................................................................................................................................................... 18
3.5.7 Temperature ................................................................................................................................................................................... 18
3.5.8 THD+N for Voltage and Current .................................................................................................................................................... 18
POWER MODE .............................................................................................................................................................................................. 19
3.6.1 Normal Mode (N Mode) .................................................................................................................................................................. 19
3.6.2 Idle Mode (I Mode) .......................................................................................................................................................................... 20
3.6.3 Detection Mode (D Mode) .............................................................................................................................................................. 22
3.6.4 Partial Measurement mode (M Mode) ........................................................................................................................................... 23
3.6.5 Transition of Power Modes ........................................................................................................................................................... 24
EVENT DETECTION ..................................................................................................................................................................................... 25
3.7.1 Zero-Crossing Detection ............................................................................................................................................................... 25
3.7.2 Sag Detection ................................................................................................................................................................................. 25
3.7.3 Phase Loss Detection .................................................................................................................................................................... 25
3.7.4 Computed Neutral Line Overcurrent Detection ........................................................................................................................... 25
3.7.5 Phase Sequence Error Detection ................................................................................................................................................. 25
DC AND CURRENT RMS ESTIMATION ...................................................................................................................................................... 25
4 SPI INTERFACE ............................................................................................................................................................... 26
4.1
4.2
INTERFACE DESCRIPTION ......................................................................................................................................................................... 26
SPI INTERFACE ............................................................................................................................................................................................ 27
4.2.1 SPI Slave Interface Format ............................................................................................................................................................ 27
4.2.2 Reliability Enhancement Feature .................................................................................................................................................. 27
5 CALIBRATION METHOD ................................................................................................................................................. 28
5.1
NORMAL MODE OPERATION CALIBRATION ........................................................................................................................................... 28
Table of Contents
3
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
5.2
PARTIAL MEASUREMENT MODE CALIBRATION ..................................................................................................................................... 28
6.1
6.2
REGISTER LIST ............................................................................................................................................................................................ 29
SPECIAL REGISTERS .................................................................................................................................................................................. 36
6.2.1 Soft Reset Register ........................................................................................................................................................................ 36
6.2.2 IRQ and WarnOut Signal Generation ............................................................................................................................................ 37
6.2.3 Special Configuration Registers ................................................................................................................................................... 41
6.2.4 Last SPI Data Register ................................................................................................................................................................... 43
LOW-POWER MODES REGISTERS ............................................................................................................................................................ 44
6.3.1 Detection Mode Registers ............................................................................................................................................................. 44
6.3.2 Partial Measurement mode Registers .......................................................................................................................................... 46
CONFIGURATION AND CALIBRATION REGISTERS ................................................................................................................................ 49
6.4.1 Start Registers and Associated Checksum Operation Scheme ................................................................................................ 49
6.4.2 Configuration Registers ................................................................................................................................................................ 49
6.4.3 Energy Calibration Registers ........................................................................................................................................................ 53
6.4.4 Fundamental/Harmonic Energy Calibration registers ................................................................................................................ 55
6.4.5 Measurement Calibration .............................................................................................................................................................. 55
ENERGY REGISTER .................................................................................................................................................................................... 56
6.5.1 Regular Energy Registers ............................................................................................................................................................. 56
6.5.2 Fundamental / Harmonic Energy Register ................................................................................................................................... 57
MEASUREMENT REGISTERS ..................................................................................................................................................................... 57
6.6.1 Power and Power Factor Registers .............................................................................................................................................. 57
6.6.2 Fundamental/ Harmonic Power and Voltage/ Current RMS Registers ...................................................................................... 58
6.6.3 THD+N, Frequency, Angle and Temperature Registers ............................................................................................................. 59
6 REGISTER ........................................................................................................................................................................ 29
6.3
6.4
6.5
6.6
7 ELECTRICAL SPECIFICATION ....................................................................................................................................... 61
7.1
7.2
7.3
7.4
7.5
7.6
7.7
ELECTRICAL SPECIFICATION ................................................................................................................................................................... 61
METERING/ MEASUREMENT ACCURACY ................................................................................................................................................ 63
7.2.1 Metering Accuracy ......................................................................................................................................................................... 63
7.2.2 Measurement Accuracy ................................................................................................................................................................. 64
INTERFACE TIMING ..................................................................................................................................................................................... 65
7.3.1 SPI Interface Timing (Slave Mode) ................................................................................................................................................ 65
POWER ON RESET TIMING ........................................................................................................................................................................ 66
ZERO-CROSSING TIMING ........................................................................................................................................................................... 67
VOLTAGE SAG AND PHASE LOSS TIMING .............................................................................................................................................. 68
ABSOLUTE MAXIMUM RATING .................................................................................................................................................................. 69
PACKAGE DIMENSIONS...................................................................................................................................................... 70
ORDERING INFORMATION.................................................................................................................................................. 71
DATASHEET DOCUMENT HISTORY................................................................................................................................... 71
4
April 2, 2013
List of Tables
Table-1
Table-2
Table-3
Table-4
Table-5
Table-6
Table-7
Table-8
Table-9
Table-10
Table-11
Table-12
Table-13
Table-14
Table-15
Table-16
Table-17
Table-18
Pin Description .............................................................................................................................................................................................
Power Mode Mapping ..................................................................................................................................................................................
Digital I/O and Power Pin States in Idle Mode .............................................................................................................................................
Register List .................................................................................................................................................................................................
Configuration Registers ...............................................................................................................................................................................
Calibration Registers ....................................................................................................................................................................................
Fundamental/Harmonic Energy Calibration Registers .................................................................................................................................
Measurement Calibration Registers .............................................................................................................................................................
Regular Energy Registers ............................................................................................................................................................................
Fundamental / Harmonic Energy Register ...................................................................................................................................................
Power and Power Factor Register ...............................................................................................................................................................
Fundamental/ Harmonic Power and Voltage/ Current RMS Registers ........................................................................................................
THD+N, Frequency, Angle and Temperature Registers ..............................................................................................................................
Metering Accuracy for Different Energy within the Dynamic Range ............................................................................................................
Measurement Parameter Range and Format ..............................................................................................................................................
SPI Timing Specification ..............................................................................................................................................................................
Power On Reset Specification .....................................................................................................................................................................
Zero-Crossing Specification .........................................................................................................................................................................
List of Tables
5
10
19
20
29
49
53
55
55
56
57
57
58
59
63
64
65
66
67
April 2, 2013
List of Figures
Figure-1
Figure-2
Figure-3
Figure-4
Figure-5
Figure-6
Figure-7
Figure-8
Figure-9
Figure-10
Figure-11
Figure-12
Figure-13
Figure-14
Figure-15
Figure-16
Figure-17
Figure-18
Figure-19
Figure-20
Figure-21
90E32A Block Diagram .................................................................................................................................................................................. 8
Pin Assignment (Top View) ............................................................................................................................................................................ 9
Energy Register Operation Diagram ............................................................................................................................................................ 14
CFx Pulse Output Regulation ...................................................................................................................................................................... 15
Metering Startup Handling ........................................................................................................................................................................... 16
Block Diagram in Normal Mode ................................................................................................................................................................... 19
Block Diagram in Idle Mode ......................................................................................................................................................................... 20
Block Diagram in Detection Mode ................................................................................................................................................................ 22
Block Diagram in Partial Measurement mode .............................................................................................................................................. 23
Power Mode Transition ............................................................................................................................................................................... 24
Slave Mode ................................................................................................................................................................................................. 26
Read Sequence ........................................................................................................................................................................................... 27
Write Sequence ........................................................................................................................................................................................... 27
IRQ and WarnOut Generation ..................................................................................................................................................................... 37
Current Detection Register Latching Scheme ............................................................................................................................................. 44
Start and Checksum Register Operation Scheme ...................................................................................................................................... 49
SPI Timing Diagram .................................................................................................................................................................................... 65
Power On Reset Timing (90E32A and MCU are Powered on Simultaneously) .......................................................................................... 66
Power On Reset Timing in Normal & Partial Measurement Mode .............................................................................................................. 66
Zero-Crossing Timing Diagram (per phase) ................................................................................................................................................ 67
Voltage Sag and Phase Loss Timing Diagram ............................................................................................................................................ 68
List of Figures
6
April 2, 2013
Poly-Phase High-Performance
90E32A
Wide-Span Energy Metering IC
Preliminary Information*
FEATURES
• Programmable power modes: Normal mode (N mode), Idle
mode (I mode), Detection mode (D mode) and Partial Measurement mode (M mode).
• Fundamental (CF3, 0.2%) and harmonic (CF4, 1%) active
energy with dedicated energy and power registers.
• Event detection: sag, phase loss, reverse voltage/ current phase
sequence, reverse flow, calculated neutral line current INC overcurrent and THD+N over-threshold.
Metering Features
• Metering features fully in compliance with the requirements of
IEC62052-11, IEC62053-22 and IEC62053-23, ANSI C12.1 and
ANSI C12.20; applicable in class 0.5S or class 1 poly-phase
watt-hour meter or class 2 poly-phase var-hour meter.
• Accuracy of ±0.1% for active energy and ±0.2% for reactive
energy over the dynamic range of 5000:1.
• Temperature coefficient is 6 ppm/ ℃ (typical) for on-chip reference voltage.
• Single-point calibration on each phase over the whole dynamic
range for active energy; no calibration needed for reactive/
apparent energy.
• ±1 ℃ (typical) temperature sensor accuracy.
• Electrical parameters measurement: less than ±0.5% fiducial
error for Vrms, Irms, mean active/ reactive/ apparent power, frequency, power factor and phase angle.
• Active (forward/reverse), reactive (forward/reverse), apparent
energy with independent energy registers. Active/ reactive/
apparent energy can be output by pulse or read through energy
registers to adapt to different applications.
• Programmable startup and no-load power threshold, special
designed of startup and no-load circuits to eliminate crosstalk
among phases achieving better accuracy especially at low
power conditions.
• Dedicated ADC and different gains for phase A/B/C current sampling circuits. Current sampled over current transformer (CT) or
Rogowski coil (di/dt coil); phase A/B/C voltage sampled over
resistor divider network or potential transformer (PT).
Other Features
• 3.3V single power supply. Operating voltage range: 2.8V~3.6V.
Metering accuracy guaranteed within 3.0V~3.6V.
• Four-wire SPI interface.
• Parameter diagnosis function and programmable interrupt output
of the IRQ interrupt signals and the WarnOut signal.
• Programmable voltage sag detection and zero-crossing output.
• CF1/CF2/CF3/CF4 output active/ reactive/ apparent energy
pulses and fundamental/ harmonic energy pulses respectively.
• Crystal oscillator frequency: 16.384 MHz. On-chip two capacitors
and no need of external capacitors.
• TQFP48 package.
• Operating temperature: -40 ℃ ~ +85 ℃ .
APPLICATION
• Poly-phase energy meters of class 0.5S and class 1 which are
used in three-phase four-wire (3P4W, Y0) or three-phase threewire (3P3W, Y or Δ) systems.
• Power monitoring instruments which need to measure voltage,
current, mean power, etc.
GENERAL DESCRIPTION
A four-wire SPI interface is provided between the 90E32A and the
external microcontroller.
The 90E32A is suitable for poly-phase multi-function meters which
could measure active/reactive/apparent energy and fundamental/harmonic energy either through four independent energy pulse outputs
CF1/CF2/CF3/CF4 or through the corresponding registers.
The ADC and auto-temperature compensation technology for reference voltage ensure the 90E32A's long-term stability over variations in
grid and ambient environment conditions.
The 90E32A is a poly-phase high performance wide-dynamic range
metering IC. The 90E32A incorporates 6 independent 2nd order sigmadelta ADCs, which could be employed in three voltage channels (phase
A, B and C) and three current channels (phase A, B, C) in a typical
three-phase four-wire system.
The 90E32A has an embedded DSP which executes calculation of
active energy, reactive energy, apparent energy, fundamental and harmonic active energy over ADC signal and on-chip reference voltage.
The DSP also calculates measurement parameters such as voltage and
current RMS value as well as mean active/reactive/apparent power.
7
*Notice: The information in this document is subject to change without notice
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
BLOCK DIAGRAM
OSCI
RESET
PM1
PM0
Power On Reset
Crystal Oscillator
VDD18 Regulator
Power Mode
Configuration
Energy Metering
(Forward/Reverse
Active/Reactive/CF Generator)
Current Detector
I1P / I1N
I2P / I2N
I3P / I3N
ADC-I1
ADC-I2
ADC-I3
V1P / V1N
V2P / V2N
V3P / V3N
ADC-V1
ADC-V2
ADC-V3
DSP
Measure and Monitoring
(V/I/rms / SAG / Phase /
Frequency)
CF Out
CF1
CF2
CF3
CF4
Zero
Crossing
ZX0
ZX1
ZX2
Warn
Out
Temperature Sensor
Vref
OSCO
Control Logic
Reference Voltage
IRQ
SPI Interface
WarnOut
IRQ0
IRQ1
CS
SCLK
SDO
SDI
Figure-1 90E32A Block Diagram
Block Diagram
8
April 2, 2013
90E32A
DGND
NC
NC
DGND
VDD18
VDD18
RESET
SDI
SDO
SCLK
CS
46
45
44
43
42
41
40
39
38
37
AGND
47
1
DVDD
AVDD
48
PIN ASSIGNMENT
7
30
IRQ0
I3N
8
29
WarnOut
IC
9
28
CF4
IC
10
27
CF3
Vref
11
26
CF2
AGND
12
25
CF1
ZX2
24
I3P
23
IRQ1
ZX1
31
22
6
ZX0
I2N
21
TEST
OSCO
32
20
5
OSCI
I2P
19
PM0
DGND
33
18
4
V3N
I1N
17
PM1
V3P
34
16
3
V2N
I1P
15
NC
V2P
35
14
2
V1N
IC
13
36
V1P
1
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Figure-2 Pin Assignment (Top View)
Pin Assignment
9
April 2, 2013
90E32A
2
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
PIN DESCRIPTION
Table-1 Pin Description
Name
Pin No.
I/O
Type
Reset
41
I
LVTTL
AVDD
1
I
Power
DVDD
48
I
Power
VDD18
42, 43
P
Power
DGND
AGND
19, 44, 47
2, 12
I
I
Power
Power
I1P
I1N
3
4
I
Analog
I2P
I2N
5
6
I
Analog
I3P
I3N
7
8
I
Analog
Vref
11
O
Analog
V1P
V1N
13
14
I
Analog
V2P
V2N
15
16
I
Analog
V3P
V3N
17
18
I
Analog
OSCI
20
I
OSC
OSCO
21
O
OSC
ZX0
ZX1
ZX2
CF1
22
23
24
25
O
LVTTL
O
LVTTL
CF2
26
O
LVTTL
Pin Description
Description
Reset: Reset Pin (active low)
This pin should connect to ground through a 0.1 μF filter capacitor and a 10kΩ resistor to
VDD. In application it can also directly connect to one output pin from microcontroller (MCU).
AVDD: Analog Power Supply
This pin provides power supply to the analog part. This pin should connect to DVDD and be
decoupled with a 0.1μF capacitor.
DVDD: Digital Power Supply
This pin provides power supply to the digital part. It should be decoupled with a 10μF capacitor and a 0.1μF capacitor.
VDD18: Digital Power Supply (1.8 V)
These two pins should be connected together and connected to ground through a 10μF
capacitor.
DGND: Digital Ground
AGND: Analog Ground
I1P: Positive Input for Phase A Current
I1N: Negative Input for Phase A Current
These pins are differential inputs for phase A current.
Note: I1 to phase A and I3 to phase C mapping can be swapped by configuring the I1I3Swap
bit (b13, MMode0).
I2P: Positive Input for Phase B Current
I2N: Negative Input for Phase B Current
These pins are differential inputs for phase B current.
I3P: Positive Input for Phase C Current
I3N: Negative Input for Phase C Current
These pins are differential inputs for phase C current.
Note: I1 to phase A and I3 to phase C mapping can be swapped by configuring the I1I3Swap
bit (b13, MMode0).
Vref: Output Pin for Reference Voltage
This pin should be decoupled with a 10μF capacitor, possibly a 0.1μF ceramic capacitor and
a 1nF ceramic capacitor.
V1P: Positive Input for Phase A Voltage
V1N: Negative Input for Phase A Voltage
These pins are differential inputs for phase A voltage.
V2P: Positive Input for Phase B Voltage
V2N: Negative Input for Phase B Voltage
These pins are differential inputs for phase B voltage.
V3P: Positive Input for Phase C Voltage
V3N: Negative Input for Phase C Voltage
These pins are differential inputs for phase C voltage.
OSCI: External Crystal Input
OSCO: External Crystal Output
A 16.384 MHz crystal is connected between OSCI and OSCO. There are two on-chip capacitor, therefore no need of external capacitors.
ZX2/ZX1/ZX0:Zero-Crossing Output
These pins are asserted when voltage or current crosses zero. Zero-crossing mode can be
configured by the ZXConfig register (07H).
CF1: (all-phase-sum total) Active Energy Pulse Output
CF2: (all-phase-sum total) Reactive/ Apparent Energy Pulse Output
The output of this pin is determined by the CF2varh bit (b7, MMode0) and the CF2ESV bit
(b8, MMode0).
10
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-1 Pin Description (Continued)
Name
Pin No.
I/O
Type
Description
CF3
CF4
27
28
O
O
LVTTL
LVTTL
WarnOut
29
O
LVTTL
IRQ0
30
O
LVTTL
IRQ1
31
O
LVTTL
PM0
PM1
33
34
I
LVTTL
CF3: (all-phase-sum total) Active Fundamental Energy Pulse Output
CF4: (all-phase-sum total) Active Harmonic Energy Pulse Output
WarnOut: Fatal Error Warning
This pin is asserted high when there is metering related parameter checksum error. Otherwise this pin stays low. Refer to 6.2.2 IRQ and WarnOut Signal Generation.
IRQ0: Interrupt Output 0
This pin is asserted when one or more events in the SysStatus0 register (01H) occur. It is
deasserted when there is no bit set in the SysStatus0 register (01H).
In Detection mode, the IRQ0 is used to indicate the output of current detector. The IRQ0
state is cleared when entering or exiting Detection mode.
IRQ1: Interrupt Output 1
This pin is asserted when one or more events in the SysStatus1 register (02H) occur. It is
deasserted when there is no bit set in the SysStatus1 register (02H).
In Detection mode, the IRQ1 is used to indicate the output of current detector. The IRQ1
state is cleared when entering or exiting Detection mode.
PM1/0: Power Mode Configuration
These two pins define the power mode of 90E32A. Refer to Table-2.
CS
37
I
LVTTL
SCLK
38
I
LVTTL
SDO
39
O
LVTTL
SDI
40
I
LVTTL
TEST
IC
NC
32
9, 10, 36
35, 45, 46
I
LVTTL
LVTTL
Pin Description
CS: Chip Select (Active Low)
In SPI mode, this pin must be driven from high to low for each read/ write operation, and
maintain low for the entire operation.
SCLK: Serial Clock
This pin is used as the clock for the SPI interface. Refer to 4 SPI Interface.
SDO: Serial Data Output
This pin is used as the data output for the SPI mode. Refer to 4 SPI Interface.
SDI: Serial Data Input
This pin is used as the data input for the SPI mode. Refer to 4 SPI Interface.
This pin should be always connected to DGND in system application.
These pins should be always connected to DGND in system application.
NC: These pins should be left open.
11
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
3
FUNCTION DESCRIPTION
-
3.1
POWER SUPPLY
-
-
3.3.1
The 90E32A works with single power rail 3.3V. An on-chip voltage
regulator regulates the 1.8V voltage for the digital logic.
Any reset pulse that is shorter than 2μs can not reset the 90E32A.
The 90E32A has multiple power modes, in Idle and Detection modes
the 1.8V power regulator is not turned on and the digital logic is not powered. When the logic is not powered, all the configured register values
are not kept (all context lost) except for Detection mode related registers
(10H~13H) for Detection mode configuration.
3.3.2
POR circuit triggers reset when:
- DVDD power up, crossing the power-up threshold. Refer to Figure-19.
- VDD18 regulator changing from disable to enable, i.e. from Idle or
Detection mode to Partial Measurement mode or Normal mode.
Refer to Figure-18.
CLOCK
The 90E32A has an on-chip oscillator and can directly connect to an
external crystal.
3.3.3
SOFTWARE RESET
Chip reset can be triggered by writing to the SoftReset register in
Normal mode. The software reset is the same as the reset scope generated from the RESET pin or POR.
The OSCI pin can also be driven with a clock source.
The oscillator will be powered down in Idle and Detection power
modes, as described in 3.6 Power Mode.
These three reset sources have the same reset scope.
All digital logics and registers, except for the Harmonic Ratio registers will be subject to reset.
• Interface logic: clock dividers
• Digital core/ logic: All registers except for some other special
registers, refer to 6.3.1 Detection Mode Registers.
RESET
There are three reset sources for the 90E32A:
Function Description
POWER ON RESET (POR)
The POR circuit resets the 90E32A at power up.
User has to re-configure the registers in Partial Measurement mode
or Normal mode when transiting from Idle or Detection mode. Refer to
3.6 Power Mode for power mode details.
3.3
RESET PIN
The RESET pin can be asserted to reset the 90E32A. The RESET
pin has RC filter with typical time constant of 2μs in the I/O, as well as a
2μs (typical) de-glitch filter.
The regulated 1.8V power is connected to the VDD18 pin. It needs to
be bypassed by an external capacitor.
3.2
RESET pin
On-chip Power On Reset circuit
Software Reset generated by the Software Reset register
12
April 2, 2013
90E32A
3.4
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
METERING FUNCTION
sheet. The internal energy resolution for accumulation and conversion is
0.01 CF.
The accumulated energy is converted to pulse frequency on the CF
pins and stored in the corresponding energy registers. The 90E32A provides energy accumulation registers with 0.1 or 0.01 CF resolution.
0.01CF / 0.1CF setting is defined by the 001LSB bit (b9, MMode0).
3.4.1
The 0.01 CF pulse energy constant is referenced as 'PL_constant'.
Within 0.01 CF, forward and reverse energy are counteracted. When
energy exceeds 0.01 pulse, the respective forward/ reverse energy is
increased.
THEORY OF ENERGY REGISTERS
Take the example of active energy, suppose:
The energy accumulation runs at 1 MHz clock rate, by accumulating
the power value calculated by the DSP processor.
T0: Forward energy register is 12.34 pulses and reverse energy register is 1.23 pulses.
The power accumulation process is equivalent to digitally integrating
the instantaneous power with a delta-time of about 1us. The accumulated energy is used to calculate the CF pulses and the corresponding
internal energy registers.
From t0 to t1: 0.005 forward pulses appeared.
From t1 to t2: 0.004 reverse pulses appeared.
From t2 to t3: 0.005 reverse pulses appeared.
The accumulated energy is converted to frequency of the CF pulses.
One CF usually corresponds to 1KWh / MC (MC is Meter Constant, e.g.
3200 imp/kWh), and is usually referenced as an energy unit in this data-
From t3 to t4: 0.007 reverse pulses appeared.
The following table illustrates the process of energy accumulation
process:
Input energy
t0
+ 0.005
t1
-0.004
t2
-0.005
t3
-0.007
Bidirectional energy accumulator
0.005
0.001
-0.004
-0.001
Forward 0.01 CF
0
0
0
0
Reverse 0.01CF
0
0
0
1
Forward energy register
12.34
12.34
12.34
12.34
12.34
Reverse energy register
1.23
1.23
1.23
1.23
1.24
When forward/reverse energy reaches 0.1/0.01 pulse, the respective
register is updated. When forward or reverse energy reaches 1 pulse,
Function Description
t4
CFx pins output pulse and the REVP/REVQ bits (b7~0, SysStatus1) are
updated. Refer to Figure-3.
13
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
A/B/C
Power
Phase-A
Phase-B
Phase-C
ENA
ENB
ENC
Bi-directional
Energy
accumulator,
roll over
Bi-directional
Energy
positive/nega
accumulator,
roll over
tive
@
positive/negative @
0.01CF
0.01CF
(+)0.01
Forward
CF
energy
(+)0.01
Forward
accumulator
CF
energy
(+)0.01
Forward energy
(-)0.01
accumulator
CF Backwardregister
CF
energy
(-)0.01
accumulator
Backward
accumulator
CF
energy
(-)0.01
Reverse
accumulatorenergy
CF
register
accumulator
Energy
accumulator @
Energy
1Mhz
accumulator @
1Mhz
Energy accumulator @
1Mhz
Rev[P/Q]chg[A/BC}
ABS or Arithmetic
+
Positive CF
Accumulator
All-phase
sum
Rev[P/Q]chgT
Bi-directional Energy
accumulator, roll over
positive/negative @
0.01CF
(+)0.01
CF
Forward
energy register
accumulator
(-)0.01
CF
reverse energy
register
accumulator
CF Gen
Logic
CF pulse
Negative 0-CF
Accumulator
Energy accumulator
@ 1Mhz
CF[P/Q]RevFlag
Figure-3 Energy Register Operation Diagram
For all-phase-sum total of active, reactive and (arithmetic sum)
apparent energy, the associated power is obtained by summing the
power of the three phases. The accumulation method of all-phase-sum
Function Description
energy is determined by the EnPC/EnPB/EnPA/ABSEnP/ABSEnQ bits
(b0~b4, MMode0).
Note that the direction of all-phase-sum power and single-phase
power might be different.
14
April 2, 2013
90E32A
3.4.2
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Registers:
ENERGY REGISTERS
- Fundamental / harmonic
The 90E32A meters non-decomposed total active, reactive and
apparent energy, as well as decomposed active fundamental and harmonic energy. The registers are listed as below.
3.4.2.1
- all-phase-sum / phase A / phase B / phase C
- Forward / reverse
Total Energy Registers
Altogether there are 16 energy registers. Refer to 3.4.2.2 Fundamental and Harmonic Energy Registers.
Each phase and all-phase-sum has the following registers:
- Active forward/ reverse
3.4.3
- Reactive forward/ reverse
CF1 is fixed to be total active energy output (all-phase-sum). Both
forward and reverse energy registers can generate the CF pulse
(change of forward/ reverse direction can generate an interrupt if
enabled).
- Apparent energy
Altogether there are 20 energy registers. Those registers are defined
in 6.5.1 Regular Energy Registers.
3.4.2.2
ENERGY PULSE OUTPUT
CF2 is reactive energy output (all-phase-sum) by default. It can also
be configured to be arithmetic sum apparent energy output (all-phasesum).
Fundamental and Harmonic Energy Registers
The 90E32A counts decomposed active fundamental and harmonic
energy. Reactive energy is not decomposed to fundamental and harmonic.
CF3 is fixed to be active fundamental energy output (all-phase-sum).
CF4 is fixed to be active harmonic energy output (all-phase-sum).
The fundamental/harmonic energy is accumulated in the same way
as active energy accumulation method described above.
Tp=80ms
Tp=0.5T
Tp=5ms
CFx
T≥160ms
10ms≤T
QPhaseTh?
Phase ReActive
Power from DSP
0
Total ReActive Power
3 phases
0
1
Total ReActive
Energy Metering
ABS >
QStartTh?
+
1
1
0
Power Threshold
|P|+|Q|>
SPhaseTh?
0
0
Total Apparent Power
3 phases
Phase Apparent
Power from DSP
Phase ReActive
Energy Metering
0
0
A/B/C
Total Active
Energy Metering
1
0
A/B/C
0
1
ABS >
SStartTh?
+
0
1
Total (arithmetic
sum) Apparent
Energy Metering
1
1
0
0
0
0
Phase Apparent
Energy Metering
Figure-5 Metering Startup Handling
Function Description
16
April 2, 2013
90E32A
3.5
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
MEASUREMENT FUNCTION
-
Measured parameters can be divided to 7 types as follows:
- Active/ Reactive/ Apparent Power
- Fundamental/ Harmonic Power
- RMS for Voltage and Current
- Power Factor
- Phase Angle
- Frequency
- Temperature
Altogether there are 8 power registers. Refer to 6.6.2 Fundamental/
Harmonic Power and Voltage/ Current RMS Registers.
3.5.3
MEAN POWER FACTOR (PF)
Power Factor is defined for those cases: all-phase-sum / phase A /
phase B / phase C.
Altogether there are 4 power factor registers. Refer to 6.6.1 Power
and Power Factor Registers.
Measured parameters are average values that are averaged among
16 phase-voltage cycles (about 320ms at 50Hz) except for the temperature. The measured parameter update frequency is approximately 3Hz.
Refer to Table-15.
3.5.1
fundamental and harmonic power
all-phase-sum / phase A / phase B / phase C
For all-phase:
PF_all =
ACTIVE/ REACTIVE/ APPARENT POWER
All_phase_ sum active_pow er
All_phase_ sum apparent_p ower
For each of the phase::
Active/ Reactive/ Apparent Power measurement registers can be
divided as below:
- active, reactive, apparent power
- all-phase-sum / phase A / phase B / phase C
PF_phase =
3.5.4
Altogether there are 12 power registers. Refer to 6.6.1 Power and
Power Factor Registers and the SVmeanT register (98H).
active_pow er
apparent_p ower
VOLTAGE / CURRENT RMS
Voltage/current RMS registers can be divided as follows:
Per-phase apparent power is defined as the product of measured
Vrms and Irms of that phase.
Per-phase: Phase A / Phase B / Phase C
All-phase-sum power is measured by arithmetically summing the
per-phase measured power. The summing of phases can be configured
by the MMode0 register.
Altogether there are 6 RMS registers.
3.5.2
Voltage / Current
Neutral Line Current RMS:
Neutral line current can be calculated by instantaneous value
FUNDAMENTAL / HARMONIC ACTIVE POWER
iN = i A + iB + iC .
Fundamental / harmonic active power measurement registers can be
divided as below:
Function Description
Refer to 6.6.2 Fundamental/ Harmonic Power and Voltage/ Current
RMS Registers.
17
April 2, 2013
90E32A
3.5.5
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Refer to 6.6.3 THD+N, Frequency, Angle and Temperature Registers.
PHASE ANGLE
Phase Angle measurement registers can be divided as below:
- phase A / phase B / phase C
- voltage / current
3.5.8
Voltage THD+N is defined as:
Altogether there are 6 phase angle registers. Refer to 6.6.3 THD+N,
Frequency, Angle and Temperature Registers.
(V rms_total 2 - V rms_fundam ental 2 )
V rms_fundam ental
Note: Calculation of phase angle is based on zero-crossing interval
and frequency. There might be big error when voltage/current at low
value.
3.5.6
Current THD+N's definition is similar to that of voltage.
FREQUENCY
Registers:
- voltage and current
- phase A / phase B / phase C
Frequency is measured using phase A voltage by default. When
phase A has voltage sag, phase C is used, and phase B is used when
both phase A and C have voltage sag.
Altogether there are 6 THD+N registers. Refer to 6.6.3 THD+N, Frequency, Angle and Temperature Registers.
Refer to 6.6.3 THD+N, Frequency, Angle and Temperature Registers.
3.5.7
The THD+N measurement is mainly used to monitor the percentage
of harmonics in the system. Accuracy is not guaranteed when THD+N is
lower than 10%.
TEMPERATURE
Chip Junction-Temperature is measured roughly every 100 ms by onchip temperature sensor.
Function Description
THD+N FOR VOLTAGE AND CURRENT
18
April 2, 2013
90E32A
3.6
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
POWER MODE
3.6.1
NORMAL MODE (N MODE)
In Normal mode, all function blocks are active except for current
detector block. Refer to Figure-6.
The 90E32A has four power modes. The power mode is solely
defined by the PM1 and PM0 pins.
Table-2 Power Mode Mapping
PM1:PM0 Value
11
10
01
00
Power Mode
Normal (N mode)
Partial Measurement (M mode)
Detection (D mode)
Idle (I mode)
OSCI
Power On Reset
OSCO
Crystal Oscillator
VDD18 Regulator
Power Mode
Configuration
Current Detector
ADC-I1
ADC-I2
ADC-I3
Energy Metering
(Forward/Reverse
Active/Reactive/CF Generator)
DSP
Measure and Monitoring
(V/I/rms, SAG, Phase, Freq)
ADC-V1
ADC-V2
ADC-V3
CF Out
Zero
Crossing
Warn
Out
IRQ
Temperature Sensor
Control Logic
SPI Interface
Reference Voltage
Disabled
Figure-6 Block Diagram in Normal Mode
Function Description
19
April 2, 2013
90E32A
3.6.2
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
The digital I/Os' supply is powered.
IDLE MODE (I MODE)
In I/O and analog interface, the input signals from digital core (which
is not powered) will be set to known state as described in Table-3. The
PM1 and PM0 pins which are controlled by external MCU are active and
can configure the 90E32A to other modes.
In Idle mode, all functions are shut off.
The analog blocks' power supply is powered but circuits are set into
power-down mode, i.e, power supply applied but all current paths are
shut off. There is very low current since only very low device leakage
could exist in this mode.
OSCI
Power On Reset
OSCO
Crystal Oscillator
VDD18 Regulator
Power Mode
Configuration
Energy Metering
(Forward/Reverse
Active/Reactive/CF Generator)
Current Detector
ADC-I1
ADC-I2
ADC-I3
DSP
Measure and Monitoring
(V/I/rms, SAG, Phase, Freq)
ADC-V1
ADC-V2
ADC-V3
CF Out
Zero
Crossing
Warn
Out
Temperature Sensor
IRQ
Control Logic
SPI Interface
Reference Voltage
Figure-7 Block Diagram in Idle Mode
Please note that since the digital I/O is not shut off, the I/O circuit is
active in the Idle mode. The application shall make sure that valid logic
levels are applied to the I/O.
Table-3 lists digital I/O and power pins’ states in Idle mode. It lists the
requirements for inputs and the output level for output.
Table-3 Digital I/O and Power Pin States in Idle Mode
Name
I/O type
Type
Pin State in Idle Mode
Reset
I
LVTTL
Input level shall be VDD33.
CS
I
LVTTL
I/O set in input mode.
Input level shall be VDD33 or VSS.
SCLK
I
LVTTL
I/O set in input mode.
Input level shall be VDD33 or VSS.
SDO
O
LVTTL
I/O set in input mode.
Input level shall be VDD33 or VSS.
SDI
I
LVTTL
I/O set in input mode.
Input level shall be VDD33 or VSS.
PM1
PM0
I
LVTTL
OSCI
OSCO
I
O
OSC
Function Description
As defined in Table-2
Oscillator powered down.
OSCO stays at fixed (low) level.
20
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-3 Digital I/O and Power Pin States in Idle Mode
Name
I/O type
Type
ZX0
ZX1
ZX2
Pin State in Idle Mode
O
LVTTL
0
CF1
CF2
CF3
CF4
O
LVTTL
0
WarnOut
O
LVTTL
0
IRQ0
IRQ1
O
LVTTL
0
VDD18
I
Power
Regulated 1.8V: high impedance
DVDD
I
Power
Digital Power Supply: powered by system
AVDD
I
Power
Analog Power Supply: powered by system
Test
I
Input
Always tie to ground in system application
Function Description
21
April 2, 2013
90E32A
3.6.3
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
The digital I/O state is the same as that in Idle state (except for IRQ0/
IRQ1 and PM1/PM0).
DETECTION MODE (D MODE)
In Detection mode, the current detector is active. The current detector compares whether any phase current exceeds the configured threshold using low-power comparators.
The 90E32A has two comparators for detecting each phase’s positive and negative current. Each comparator’s threshold can be set individually. The two comparators are both active by default, which called
‘double-side detection’. User also can enable one comparator only to
save power consumption, which called ‘single-side detection’.
When the current of one phase or multiple phases exceeds the configured threshold, the 90E32A asserts the IRQ0 pin to high and hold it
until power mode change. The IRQ0 state is cleared when entering or
exiting Detection mode.
Double-side detection has faster response and can detect ‘half-wave’
current. But it consumes nearly twice as much power as single-side
detection.
When the current of all three current channels exceed the configured
threshold, the 90E32A asserts the IRQ1 pin to high and hold it until
power mode change. The IRQ1 state is cleared when entering or exiting
Detection mode.
Comparators can be power-down by configuring the DetectCtrl register.
The threshold registers need to be programmed in Normal mode
before entering Detection mode.
OSCI
Power On Reset
OSCO
Crystal Oscillator
VDD18 Regulator
Power Mode
Configuration
Energy Metering
(Forward/Reverse
Active/Reactive/CF generator)
Current Detector
ADC-I1
ADC-I2
ADC-I3
DSP
Measure and Monitoring
(V/I/rms, SAG, Phase, Freq)
ADC-V1
ADC-V2
ADC-V3
Temperature Sensor
CF Out
Zero
Crossing
Warn
Out
Control Logic
IRQ
SPI Interface
Reference Voltage
Figure-8 Block Diagram in Detection Mode
Function Description
22
April 2, 2013
90E32A
3.6.4
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
In this mode, the user needs to program the related registers (including PGA gain, channel gain, offset, etc.) to make the current RMS measurement accurate. Refer to 5.2 Partial Measurement mode Calibration.
Please note that not all registers in this mode is accessible. Only the
Partial Measurement related registers (14H~1DH) and some special
registers (00H, 01H, 03H, 07H,0EH, 0FH) can be accessed.
PARTIAL MEASUREMENT MODE (M MODE)
In this mode, Voltage ADCs and digital circuits are inactive.
The 90E32A measures the current RMS of one line cycle.
When the measurement is done, the 90E32A asserts the IRQ0 pin
high until the Partial Measurement mode exits.
OSCI
Power On Reset
OSCO
Crystal Oscillator
VDD18 Regulator
Power Mode
Configuration
Energy Metering
(Forward/Reverse
Active/Reactive/CF
generator)
Current Detector
ADC-I1
ADC-I2
ADC-I3
DSP
ADC-IN
Measure and Monitoring
(V/I/rms, SAG, Phase, Freq)
ADC-V1
ADC-V2
ADC-V3
CF Out
Zero
Crossing
Warn
Out
Temperature Sensor
Control Logic
IRQ
SPI Interface
Reference Voltage
Disabled
Figure-9 Block Diagram in Partial Measurement mode
Function Description
23
April 2, 2013
90E32A
3.6.5
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
TRANSITION OF POWER MODES
The above power modes are controlled by the PM0 and PM1 pins. In
application, the PM0 and PM1 pins are connected to external MCU. The
PM0 and PM1 pins have internal RC- filters.
Normal Mode
Generally, the 90E32A stays in Idle mode most of the time while outage. It enters Detection mode at a certain interval (for example 5s) as
controlled by the MCU. It informs the MCU if the current exceeds the
configured threshold. The MCU then commands the 90E32A to enter
Partial Measurement mode at a certain interval (e.g. 60s) to read related
current. After current reading, the 90E32A gets back to the Idle mode.
Idle Mode
The measured current may be used to count energy according to
some metering model (like current RMS multiplying the rated voltage to
compute the power).
Any power mode transition goes through the Idle mode, as shown in
Figure-10.
Detection Mode
Partial
Measurement Mode
Figure-10 Power Mode Transition
Function Description
24
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
3.7
EVENT DETECTION
3.7.1
ZERO-CROSSING DETECTION
greater than the threshold, the INOv0 bit (b14, SysStatus1) bit is set.
IRQ1 is generated if the corresponding Enable bit the INOv0En bit (b14,
FuncEn1) is set.
Zero-crossing detector detects the zero-crossing point of the fundamental component of voltage and current for each of the 3 phases.
3.7.5
The phase sequence is detected in two cases: 3P4W and 3P3W,
which is defined by the 3P3W bit (b8, MMode0).
Zero-crossing signal can be independently configured and output.
Refer to the definition of the ZXConfig register.
3.7.2
3P4W case:
SAG DETECTION
Correct sequence: Voltage/current zero-crossing sequence: phaseA, phase-B and phase-C.
Usually in the application the Sag threshold is set to be 78% of the
reference voltage. The 90E32A generates Sag event when there are
less than three 8KHz samples (absolute value) greater than the sag
threshold during two continuous 11ms time-window.
3P3W case:
Correct sequence: Voltage/current zero-crossing between phase-A
and phase-C is greater than 180 degree.
For the computation of Sag threshold register value, refer to AN-644.
If the above mentioned criteria are violated, it is assumed as a phase
sequence error.
The Sag event is captured by the SagWarn bit (b3, SysStatus0). If
the corresponding IRQ enable bit the SagWnEn bit (b3, FuncEn0) is set,
IRQ can be generated. Refer to Figure-21.
3.7.3
3.8
PHASE LOSS DETECTION
The processing and handling is similar to sag detection, only the
threshold is different. The threshold computation flow is also similar. The
typical threshold setting could be 10% Un or less.
If any phase line is detected as in phase-loss mode, that phase’s
zero-crossing detection function (both voltage and current) is disabled.
The result is in different format and different scale for the RMS and
average respectively. The RMS result is unsigned; while current average
is signed.
COMPUTED NEUTRAL LINE OVERCURRENT DETECTION
Refer to 6.3.2 Partial Measurement mode Registers for associated
register definition.
The neutral line computed current (calculated) RMS is checked with
the threshold defined in the INWarnTh0 register. If the N Line current is
Function Description
DC AND CURRENT RMS ESTIMATION
The 90E32A has a module named ‘PMS’ which can estimate current
channel RMS or current channel arithmetic average (DC component).
The measurement type is defined in the PMConfig register. It can be
used to estimate current RMS in Partial Measurement mode. Since the
PMS block only consume very small power, it can be also used to estimate current RMS in Normal mode. The PMS module is turned on in
both Partial Measurement mode and Normal mode.
The phase loss detection detects if there is one or more phases’ voltage is less than the phase-loss threshold voltage.
3.7.4
PHASE SEQUENCE ERROR DETECTION
25
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
4
SPI INTERFACE
4.1
INTERFACE DESCRIPTION
•
•
•
•
Four pins are associated with the interface as below:
SPI Interface logic
(As slave)
SDI
SDO
SCLK
CS
SDI – Data pin, input.
SDO – Data pin, output.
SCLK – Clock input pin.
CS – Chip select pin Input.
MOSI
MISO
SCK
CS
Host controller in
master mode
MOSI
MISO
SCK
GPIO1
Figure-11 Slave Mode
SPI Interface
26
April 2, 2013
90E32A
4.2
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
SPI INTERFACE
The interface works in slave mode as shown in Figure-11.
4.2.1
Instruction
Read
Write
SPI SLAVE INTERFACE FORMAT
In the SPI mode, data on SDI is shifted into the chip on the rising
edge of SCLK while data on SDO is shifted out of the chip on the falling
edge of SCLK.
Description
read from registers
write to registers
Instruction Format
1
0
Address:
Fixed 15-bit, following the access type bits. The lower 10-bit is
decoded as address; the higher 5 bits are ‘Don't Care’.
Refer to Figure-12 and Figure-13 below for the timing diagram.
Access type:
Read/Write data:
The first bit on SDI defines the access type as below:
Fixed as 16 bits.
Read Sequence:
CS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
SCLK
Register Address
SDI
X
X
X
X
X
A9
A8
A7
A6
A5
A4
A3
A2
A1
16-bit data
High Impedance
SDO
Don't care
A0
D15 D14 D13 D12 D11 D10 D9
D8
D7
D5
D6
D4
D3
D2
D0
D1
Figure-12 Read Sequence
Write Sequence:
CS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
SCLK
Register Address
SDI
X
X
X
X
X
A9
A8
A7
A6
A5
A4
16-bit data
A3
A2
A1
A0
D15 D14 D13 D12 D11 D10 D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
High Impedance
SDO
Figure-13 Write Sequence
4.2.2
Write: access occurs only when CS goes from low to high and there
are exactly 32 SCLK cycles received during CS low period.
RELIABILITY ENHANCEMENT FEATURE
The SPI read/write transaction is CS-low defined. Each transaction
can only access one register.
Read: if SCLK>=16 (full address received), data is read out from
internal registers and gets to the SDO pin; and the LastSPIData register
is updated. The R/C registers can only be cleared after the LastSPIData
register is updated.
Within each CS-low defined transaction:
SPI Interface
27
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
5
CALIBRATION METHOD
5.1
NORMAL MODE OPERATION CALIBRATION
Step-3: Metering calibration (per phase)
- First calibrate the Power/ Energy offset.
• U = Un, I = 0.
• Read full 32 bits (or lower 16 bits) Active and Reactive Power
• Calculate the compensation values
• Write the calculated values to the offset registers respectively.
- Then calibrate Energy gain at unity power factor:
• PF=1.0, U = Un, I = In (Ib).
• Connect CF1 to the calibration bench;
• User/ PC calculate the energy gain according to the data got
from calibration bench
• Write the calculated value to the Energy Gain register.
- Then calibrate the phase angle compensation at 0.5 inductive
power factor.
• PF=0.5L, U = Un, I = In (Ib), Rated frequency = 50Hz, or 60Hz
according to the application;
• CF1 connected to the calibration bench;
• User/ PC calculate the phase angle according to the data got
from calibration bench;
• Write the calculated value to the Phase angle register.
Calibration is done per phase and there is no need to calibrate for the
all-phase-sum (total) parameters. The calibration method is as follows:
Step-1: Register configuration for calibration
- Start to configure the System configuration Registers by writing
5678H to the ConfigStart register.
- The 90E32A automatically reset the configuration registers to their
default value.
- Program all the system configuration registers.
- Calculate and write the checksum to the CS0 register.
- Write 8765H to the ConfigStart register (enable checksum checking).
- System may check the WarnOut pin to see if there is a checksum
error.
The start register and checksum handling scheme is the same
throughout the calibration process, so the following section does not
describe the start and checksum operation.
5.2
Step-2: Measurement calibration (per-phase)
- First calibrate offset at I = 0, U = 0 for current or/and voltage;
• Configure calculated channel Gain (The user needs to program
the PGA gain and DPGA gain properly in order to get the calculated gain within 0 to 2 in step-1).
• Read Irms/ Urms value.
• Calculate the compensation value.
• Write the calculated value to the offset register.
- Then calibrate gain at I = In (Ib), U = Un for current and voltage;
• Read Irms/ Urms value.
• Calculate the compensation value.
• Write the calculated value to the Gain register.
PARTIAL MEASUREMENT MODE CALIBRATION
The calibration method is as follows:
Step-1: Set the input current to zero and measure the current mean
value (set MeasureType = 1, write 1 to the ReMeasure bit (b14, PMConfig) to trigger the measurement. Refer to the PMIrmsA register). Negate
the result register (the PMIrmsA/PMIrmsB/PMIrmsC registers) reading
(16-bit) and then write the result to the offset register.
Step-2: The output of Partial Measurement result =
ADC_input_voltage *PGA_gain*DPGA_gain*65536 / 1.2. For instance,
a 150 mVrms signal (from CT) with PGA = 1 gets 8192 in the RMS result
register.
Step-3: The user needs to do its own conversion to get meaningful
result. The scaling factor in user's software could be calibrated device
per device.
Calibration Method
28
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
6
REGISTER
6.1
REGISTER LIST
Table-4 Register List
Register
Address
Register Name
Read/Write
Type
00H
SoftReset
W
Software Reset
P 36
01H
SysStatus0
R/C
System Status 0
P 38
02H
SysStatus1
R/C
System Status 1
P 38
03H
FuncEn0
R/W
Function Enable 0
P 40
04H
FuncEn1
R/W
Function Enable 1
P 40
07H
ZXConfig
R/W
Zero-Crossing Configuration
08H
SagTh
R/W
Voltage Sag Threshold
09H
PhaseLossTh
R/W
Voltage Phase Losing Threshold
0AH
INWarnTh0
R/W
Threshold for calculated (Ia + Ib +Ic) N line rms
Check SysStatus0/1 register.
current
P 42
0CH
THDNUTh
R/W
Voltage THD Warning Threshold
Check SysStatus0/1 register.
P 42
0DH
THDNITh
R/W
Current THD Warning Threshold
Check SysStatus0/1 register.
P 42
0FH
LastSPIData
R
Last Read/ Write SPI Value
Refer to 4.2.2 Reliability Enhancement Feature
P 43
10H
DetectCtrl
R/W
Current Detect Control
P 44
11H
DetectTh1
R/W
Channel 1 current threshold in Detection mode
P 45
12H
DetectTh2
R/W
Channel 2 current threshold in Detection mode
P 45
13H
DetectTh3
R/W
Channel 3 current threshold in Detection mode
P 46
P 46
Functional Description
Comment
Page
Status and Special Register
Configuration of ZX0/1/2 pins’ source
P 41
P 42
Similar to Voltage Sag Threshold register
P 42
Low Power Mode Register
14H
PMOffsetA
R/W
Ioffset for phase A in Partial Measurement
mode
15H
PMOffsetB
R/W
Ioffset for phase B in Partial Measurement
mode
P 46
16H
PMOffsetC
R/W
Ioffset for phase C in Partial Measurement
mode
P 46
17H
PMPGA
R/W
PGAgain Configuration in Partial Measurement
mode
P 47
18H
PMIrmsA
R
Irms for phase A in Partial Measurement mode
P 47
19H
PMIrmsB
R
Irms for phase B in Partial Measurement mode
P 47
1AH
PMIrmsC
R
Irms for phase C in Partial Measurement mode
P 47
P 48
P 48
1BH
PMConfig
R/W
Measure configuration in Partial Measurement
mode
1CH
PMAvgSamples
R/W
Number of 8K samples to be averaged in RMS/
mean computation
1DH
PMIrmsLSB
R
LSB bits of PMRrms[A/B/C]
30H
ConfigStart
R/W
Calibration Start Command
P 50
31H
PLconstH
R/W
High Word of PL_Constant
P 50
32H
PLconstL
R/W
Low Word of PL_Constant
P 50
It returns MSB of the mean measurement
data in Mean value test
P 48
Configuration Registers
Register
29
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-4 Register List (Continued)
Register
Address
Register Name
Read/Write
Type
33H
MMode0
R/W
Metering method configuration
P 51
P 52
Functional Description
34H
MMode1
R/W
PGA gain configuration
35H
PStartTh
R/W
Active Startup Power Threshold.
36H
QStartTh
R/W
Reactive Startup Power Threshold.
37H
SStartTh
R/W
Apparent Startup Power Threshold.
38H
PPhaseTh
R/W
Startup Power Threshold (Active Energy Accumulation)
39H
QPhaseTh
R/W
Startup Power Threshold (ReActive Energy
Accumulation)
3AH
SPhaseTh
R/W
Startup Power Threshold (Apparent Energy
Accumulation)
3BH
CS0
R/W
Checksum 0
Comment
Page
Refer to Table-5.
P 53
Calibration Registers
40H
CalStart
R/W
Calibration Start Command
41H
PoffsetA
R/W
Phase A Active Power Offset
P 54
42H
QoffsetA
R/W
Phase A Reactive Power Offset
P 54
43H
POffsetB
R/W
Phase B Active Power Offset
44H
QOffsetB
R/W
Phase B Reactive Power Offset
45H
POffsetC
R/W
Phase C Active Power Offset
46H
QOffsetC
R/W
Phase C Reactive Power Offset
47H
GainA
R/W
Phase A calibration gain
48H
PhiA
R/W
Phase A calibration phase angle
49H
GainB
R/W
Phase B calibration gain
4AH
PhiB
R/W
Phase B calibration phase angle
4BH
GainC
R/W
Phase C calibration gain
4CH
PhiC
R/W
Phase C calibration phase angle
4DH
CS1
R/W
Refer to Table-6.
P 54
P 54
Checksum 1
Fundamental/ Harmonic Energy Calibration registers
50H
HarmStart
R/W
Harmonic Calibration Startup Command
51H
POffsetAF
R/W
Phase A Fundamental Active Power Offset
52H
POffsetBF
R/W
Phase B Fundamental Active Power Offset
53H
POffsetCF
R/W
Phase C Fundamental Active Power Offset
54H
PGainAF
R/W
Phase A Fundamental Active Power Gain
55H
PGainBF
R/W
Phase B Fundamental Active Power Gain
56H
PGainCF
R/W
Phase C Fundamental Active Power Gain
57H
CS2
R/W
Checksum 2
Register
30
Refer to Table-7.
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-4 Register List (Continued)
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
Page
Measurement Calibration
60H
AdjStart
R/W
Measurement Calibration Startup Command
61H
UgainA
R/W
Phase A Voltage RMS Gain
62H
IgainA
R/W
Phase A Current RMS Gain
63H
UoffsetA
R/W
Phase A Voltage RMS Offset
64H
IoffsetA
R/W
Phase A Current RMS Offset
65H
UgainB
R/W
Phase B Voltage RMS Gain
66H
IgainB
R/W
Phase B Current RMS Gain
67H
UoffsetB
R/W
Phase B Voltage RMS Offset
68H
IoffsetB
R/W
Phase B Current RMS Offset
69H
UgainC
R/W
Phase C Voltage RMS Gain
6AH
IgainC
R/W
Phase C Current RMS Gain
6BH
UoffsetC
R/W
Phase C Voltage RMS Offset
6CH
IoffsetC
R/W
Phase C Current RMS Offset
6FH
CS3
R/W
Checksum 3
80H
APenergyT
R/C
Total Forward Active Energy
81H
APenergyA
R/C
Phase A Forward Active Energy
82H
APenergyB
R/C
Phase B Forward Active Energy
83H
APenergyC
R/C
Phase C Forward Active Energy
84H
ANenergyT
R/C
Total Reverse Active Energy
85H
ANenergyA
R/C
Phase A Reverse Active Energy
86H
ANenergyB
R/C
Phase B Reverse Active Energy
87H
ANenergyC
R/C
Phase C Reverse Active Energy
88H
RPenergyT
R/C
Total Forward Reactive Energy
Refer to Table-8.
Energy Register
89H
RPenergyA
R/C
Phase A Forward Reactive Energy
8AH
RPenergyB
R/C
Phase B Forward Reactive Energy
8BH
RPenergyC
R/C
Phase C Forward Reactive Energy
8CH
RNenergyT
R/C
Total Reverse Reactive Energy
Refer to Table-9.
8DH
RNenergyA
R/C
Phase A Reverse Reactive Energy
8EH
RNenergyB
R/C
Phase B Reverse Reactive Energy
8FH
RNenergyC
R/C
Phase C Reverse Reactive Energy
90H
SAenergyT
R/C
Total (Arithmetic Sum) Apparent Energy
91H
SenergyA
R/C
Phase A Apparent Energy
92H
SenergyB
R/C
Phase B Apparent Energy
93H
SenergyC
R/C
95H
EnStatus0
R
Metering Status 0
P 56
96H
EnStatus1
R
Metering Status 1
P 57
Register
Phase C Apparent Energy
31
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-4 Register List (Continued)
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
Page
Fundamental / Harmonic Energy Register
A0H
APenergyTF
R/C
Total Forward Active Fundamental Energy
A1H
APenergyAF
R/C
Phase A Forward Active Fundamental Energy
A2H
APenergyBF
R/C
Phase B Forward Active Fundamental Energy
A3H
APenergyCF
R/C
Phase C Forward Active Fundamental Energy
A4H
ANenergyTF
R/C
Total Reverse Active Fundamental Energy
A5H
ANenergyAF
R/C
Phase A Reverse Active Fundamental Energy
A6H
ANenergyBF
R/C
Phase B Reverse Active Fundamental Energy
A7H
ANenergyCF
R/C
Phase C Reverse Active Fundamental Energy
A8H
APenergyTH
R/C
Total Forward Active Harmonic Energy
A9H
APenergyAH
R/C
Phase A Forward Active Harmonic Energy
AAH
APenergyBH
R/C
Phase B Forward Active Harmonic Energy
ABH
APenergyCH
R/C
Phase C Forward Active Harmonic Energy
ACH
ANenergyTH
R/C
Total Reverse Active Harmonic Energy
ADH
ANenergyAH
R/C
Phase A Reverse Active Harmonic Energy
AEH
ANenergyBH
R/C
Phase B Reverse Active Harmonic Energy
AFH
ANenergyCH
R/C
Phase C Reverse Active Harmonic Energy
Register
32
P 57
Refer to Table-10.
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-4 Register List (Continued)
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
Page
Power and Power Factor Registers
B0H
PmeanT
R
Total (all-phase-sum) Active Power
B1H
PmeanA
R
Phase A Active Power
B2H
PmeanB
R
Phase B Active Power
B3H
PmeanC
R
Phase C Active Power
B4H
QmeanT
R
Total (all-phase-sum) Reactive Power
B5H
QmeanA
R
Phase A Reactive Power
B6H
QmeanB
R
Phase B Reactive Power
B7H
QmeanC
R
Phase C Reactive Power
B8H
SAmeanT
R
Total (Arithmetic Sum) apparent power
B9H
SmeanA
R
phase A apparent power
BAH
SmeanB
R
phase B apparent power
BBH
SmeanC
R
phase C apparent power
BCH
PFmeanT
R
Total power factor
BDH
PFmeanA
R
phase A power factor
BEH
PFmeanB
R
phase B power factor
BFH
PFmeanC
R
phase C power factor
C0H
PmeanTLSB
R
Lower word of Total (all-phase-sum) Active
Power
C1H
PmeanALSB
R
Lower word of Phase A Active Power
C2H
PmeanBLSB
R
Lower word of Phase B Active Power
C3H
PmeanCLSB
R
Lower word of Phase C Active Power
C4H
QmeanTLSB
R
Lower word of Total (all-phase-sum) Reactive
Power
C5H
QmeanALSB
R
Lower word of Phase A Reactive Power
C6H
QmeanBLSB
R
Lower word of Phase B Reactive Power
C7H
QmeanCLSB
R
Lower word of Phase C Reactive Power
C8H
SAmeanTLSB
R
Lower word of Total (Arithmetic Sum) apparent
power
Lower word of phase A apparent power
C9H
SmeanALSB
R
CAH
SmeanBLSB
R
Lower word of phase B apparent power
CBH
SmeanCLSB
R
Lower word of phase C apparent power
Register
33
P 57
Refer to Table-11.
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-4 Register List (Continued)
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
Page
Fundamental / Harmonic Power and Voltage / Current RMS Registers
D0H
PmeanTF
R
Total active fundamental power
D1H
PmeanAF
R
phase A active fundamental power
D2H
PmeanBF
R
phase B active fundamental power
D3H
PmeanCF
R
phase C active fundamental power
D4H
PmeanTH
R
Total active harmonic power
D5H
PmeanAH
R
phase A active harmonic power
D6H
PmeanBH
R
phase B active harmonic power
D7H
PmeanCH
R
phase C active harmonic power
D9H
UrmsA
R
phase A voltage RMS
DAH
UrmsB
R
phase B voltage RMS
DBH
UrmsC
R
phase C voltage RMS
DCH
IrmsN0
R
N Line calculated current RMS
DDH
IrmsA
R
phase A current RMS
DEH
IrmsB
R
phase B current RMS
DFH
IrmsC
R
phase C current RMS
E0H
PmeanTFLSB
R
Lower word of Total active fundamental Power
E1H
PmeanAFLSB
R
Lower word of phase A active fundamental
Power
E2H
PmeanBFLSB
R
Lower word of phase B active fundamental
Power
E3H
PmeanCFLSB
R
Lower word of phase C active fundamental
Power
E9H
UrmsALSB
R
Lower word of phase A voltage RMS
EAH
UrmsBLSB
R
Lower word of phase B voltage RMS
EBH
UrmsCLSB
R
Lower word of phase C voltage RMS
EDH
IrmsALSB
R
Lower word of phase A current RMS
EEH
IrmsBLSB
R
Lower word of phase B current RMS
EFH
IrmsCLSB
R
Lower word of phase C current RMS
Register
34
P 58
Refer to Table-12.
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-4 Register List (Continued)
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
Page
THD+N, Frequency, Angle and Temperature Registers
F1H
THDNUA
R
phase A voltage THD+N
F2H
THDNUB
R
phase B voltage THD+N
F3H
THDNUC
R
phase C voltage THD+N
F5H
THDNIA
R
phase A current THD+N
F6H
THDNIB
R
phase B current THD+N
F7H
THDNIC
R
phase C current THD+N
F8H
Freq
R
Frequency
F9H
PAngleA
R
phase A mean phase angle
FAH
PAngleB
R
phase B mean phase angle
FBH
PAngleC
R
phase C mean phase angle
FCH
Temp
R
Measured temperature
FDH
UangleA
R
phase A voltage phase angle
FEH
UangleB
R
phase B voltage phase angle
FFH
UangleC
R
phase C voltage phase angle
Register
35
P 59
Refer to Table-13.
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
6.2
SPECIAL REGISTERS
6.2.1
SOFT RESET REGISTER
SoftReset
Software Reset
Address: 00H
Type: Write
Default Value: 0000H
Bit
15 - 0
Register
Name
Description
Software reset register. The 90E32A resets only if 789AH is written to this register. The reset domain is the same as the RESET
SoftReset[15:0]
pin or Power On Reset. Reading this register always return 0.
36
April 2, 2013
90E32A
6.2.2
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Status bits in the SysStatus1 register generate an interrupt and get
the IRQ1 pin to be asserted, if the corresponding enable bits are set in
the FuncEn1 register.
IRQ AND WARNOUT SIGNAL GENERATION
Status bits in the SysStatus0 register generate an interrupt and get
the IRQ0 pin to be asserted if the corresponding enable bits are set in
the FuncEn0 register.
Some of the status signals can also assert the WarnOut pin.
The following diagram illustrates how the status bits, enable bits and
IRQ/ WarnOut pins work together.
WarnOut
event capture
Status without
enable
Status 1
Read clear
Status with enable
Status 2
EN
Read clear
Enable 2
IRQ0/1
event capture
Status n
Read clear
Register bits in
SysStatus0/1
Enable n
Register bits in
FuncEn0/1
Figure-14 IRQ and WarnOut Generation
Register
37
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
SysStatus0
System Status 0
Address: 01H
Type: Read/Clear
Default Value: 0000H
Bit
15
Name
-
Description
Reserved.
*
This bit indicates CS0 (3BH) checksum status.
0: CS0 checksum correct (default)
1: CS0 checksum error. The WarnOut pin is asserted at the same time.
14
CS0Err
13
-
12
CS1Err
11
-
10
CS2Err
9
-
8
CS3Err
This bit indicates CS3 (6FH) checksum status.
0: CS3 checksum correct (default)
1: CS3 checksum error. The WarnOut pin is asserted at the same time.
7
URevWn
This bit indicates whether there is any error with the voltage phase sequence.
0: No error with the voltage phase sequence (default)
1: Error with the voltage phase sequence.
6
IRevWn
This bit indicates whether there is any error with the current phase sequence.
0: No error with the current phase sequence (default)
1: Error with the current phase sequence.
5-4
-
3
SagWarn
2
1-0
Reserved.
This bit indicates CS1 (4DH) checksum status.
0: CS1 checksum correct (default)
1: CS1 checksum error. The WarnOut pin is asserted at the same time.
Reserved.
This bit indicates CS2 (57H) checksum status.
0: CS2 checksum correct (default)
1: CS2 checksum error. The WarnOut pin is asserted at the same time.
Reserved.
Reserved.
This bit indicates whether there is any voltage sag (voltage lower than threshold) in one phase or more.
0: No voltage sag (default)
1: Voltage sag.
This bit indicates whether there is any voltage phase losing in one phase or more.
PhaseLoseWn 0: No voltage phase losing (default)
1: Voltage phase losing.
Reserved.
Note: All reserved bits of any register should be ignored when reading and should be written with zero.
Register
38
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
SysStatus1
System Status 1
Address: 02H
Type: Read/Clear
Default Value: 0000H
Bit
15
Name
-
14
INOv0
13-12
-
Description
Reserved.
This bit indicates whether the calculated N line current is greater than the threshold set by the INWarnTh0 register.
0: Not greater than the threshold (default)
1: Greater than the threshold.
Reserved.
THDUOv
This bit indicates whether one or more voltage THDUx (THDUA/ THDUB/ THDUC) is greater than the threshold set by the THDNUTh register.
0: Not greater than the threshold (default)
1: Greater than the threshold.
10
THDIOv
This bit indicates whether one or more current THDIx (THDIA/ THDIB/ THDIC) is greater than the threshold set by the THDNITh
register.
0: Not greater than the threshold (default)
1: Greater than the threshold.
9-8
-
11
7
RevQchgT
6
RevQchgA
5
RevQchgB
4
RevQchgC
3
RevPchgT
2
RevPchgA
1
RevPchgB
0
RevPchgC
Register
Reserved.
When there is any direction change of active/reactive energy for all-phase-sum or individual phase (from forward to reverse, or
from reverse to forward), the corresponding status bit is set. The judgment of direction change is solely based on the energy register (not related to the CF pulses), and dependent on the energy register resolution (0.01CF / 0.1CF setting set by the 001LSB
bit (b9, MMode0)).
0: direction of active/reactive energy no change (default)
1: direction of active/reactive energy changed
The status bits are RevQchgT/ RevPchgT are status bits for all-phase-sum and RevQchgA/ RevQchgB/ RevQchgC/ RevPchgA/
RevPchgB/ RevPchgC are for individual phase.
39
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
FuncEn0
Function Enable 0
Address: 03H
Type: Read/Write
Default Value: 0000H
Bit
15-11
Name
-
10
CS2ErrEn
9-8
-
7
URevWnEn
This bit determines whether to enable the interrupt when the URevWn bit (b7, SysStatus0) is set.
0: disable (default)
1: enable
6
IRevWnEn
This bit determines whether to enable the interrupt when the IRevWn bit (b6, SysStatus0) is set.
0: disable (default)
1: enable
5-4
-
3
SagWnEn
2
1-0
Description
Reserved.
This bit determines whether to enable the interrupt when the CS2Err bit (b10, SysStatus0) is set.
0: disable (default)
1: enable
Reserved.
Reserved.
This bit determines whether to enable the voltage sag interrupt when the SagWarn bit (b3, SysStatus0) is set.
0: disable (default)
1: enable
This bit determines whether to enable the interrupt when the PhaseLoseWn bit (b2, SysStatus0) is set.
PhaseLoseWnEn 0: disable (default)
1: enable
Reserved.
FuncEn1
Function Enable 1
Address: 04H
Type: Read/Write
Default Value: 0000H
Bit
Name
15
INOv1En
This bit determines whether to enable the interrupt when the INOv1 bit (b15, SysStatus1) is set.
0: disable (default)
1: enable
14
INOv0En
This bit determines whether to enable the interrupt when the INOv0 bit (b14, SysStatus1) is set.
0: disable (default)
1: enable
Register
Description
40
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
13-12
-
11
THDUOvEn
This bit determines whether to enable the interrupt when the THDUOv bit (b11, SysStatus1) is set.
0: disable (default)
1: enable
10
THDIOvEn
This bit determines whether to enable the interrupt when the THDIOv bit (b10, SysStatus1) is set.
0: disable (default)
1: enable
9-8
-
7
RevQchgTEn
6
RevQchgAEn
5
RevQchgBEn
4
RevQchgCEn
3
RevPchgTEn
2
RevPchgAEn
1
RevPchgBEn
0
RevPchgCEn
6.2.3
Reserved.
Reserved.
These bits determine whether to enable the corresponding interrupt when any of the direction change bits (b7~b0, SysStatus1) is
set.
0: disable (default)
1: enable
SPECIAL CONFIGURATION REGISTERS
ZXConfig
Zero-Crossing Configuration
Address: 07H
Type: Read/Write
Default Value: 0001H
Bit
Name
15:13
ZX2Src[2:0]
12:10
ZX1Src[2:0]
9:7
ZX0Src[2:0]
6:5
ZX2Con[1:0]
4:3
ZX1Con[1:0]
2:1
ZX0Con[1:0]
0
ZXdis
Register
Description
These bits select the signal source for the ZX2, ZX1 or ZX0 pins.
Code
011
000
001
010
111
100
101
110
Source
Fixed-0
Ua
Ub
Uc
Fixed-0
Ia
Ib
Ic
These bits configure zero-crossing mode for the ZX2, ZX1 and ZX0 pins.
Code
00
01
10
11
Zero-Crossing Configuration
positive zero-crossing
negative zero-crossing
all zero-crossing
no zero-crossing output
This bit determines whether to disable the ZX signals:
0: enable
1: disable all the ZX signals to ‘0’ (default).
41
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
SagTh
Voltage Sag Threshold
Address: 08H
Type: Read/Write
Default Value: 0000H
Bit
Name
15:0
SagTh
Description
Unsigned 16-bit integer with unit related to PGA and voltage sense circuits. Refer to 3.7.2 Sag Detection.
PhaseLossTh
Voltage Phase Losing Threshold
Address: 09H
Type: Read/Write
Default Value: 0000H
Bit
Name
15:0
PhaseLossTh
Description
Unsigned 16-bit integer with unit related to PGA and voltage sense circuits. Refer to 3.7.3 Phase Loss Detection.
INWarnTh0
Neutral Current (Calculated) Warning Threshold
Address: 0AH
Type: Read/Write
Default Value: FFFFH
Bit
15:0
Name
Description
INWarnTh0
Neutral current (calculated) warning threshold.
Threshold for calculated (Ia + Ib +Ic) N line rms current. Unsigned 16 bit, unit 1mA.
If N line rms current is greater than the threshold, The INOv0 bit (b14, SysStatus1) will be asserted if enabled. Refer to 3.7.4
Computed Neutral Line Overcurrent Detection.Computed N-Line
THDNUTh
Voltage THD Warning Threshold
Address: 0CH
Type: Read/Write
Default Value: FFFFH
Bit
15:0
Name
THDNUTh
Description
Voltage THD Warning threshold.
Voltage THD+N Threshold. Unsigned 16 bit, unit 0.01%.
Exceeding the threshold will assert the THDUOv bit (b11, SysStatus1) if enabled.
THDNITh
Current THD Warning Threshold
Address: 0DH
Type: Read/Write
Default Value: FFFFH
Bit
Name
15:0
THDNITh
Register
Description
Current THD Warning threshold.
Current THD+N Threshold. Unsigned 16-bit, unit 0.01%.
Exceeding the threshold will assert the THDIOv bit (b10, SysStatus1) if enabled.
42
April 2, 2013
90E32A
6.2.4
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
LAST SPI DATA REGISTER
LastSPIData
Last Read/Write SPI Value
Address: 0FH
Type: Read
Default Value: 0000H
Bit
15:0
Register
Name
Description
LastSPIData15 - This register is a special register which logs data of the previous SPI Read or Write access especially for Read/Clear registers.
LastSPIData0 This register is useful when the user wants to check the integrity of the last SPI access.
43
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
6.3
LOW-POWER MODES REGISTERS
6.3.1
DETECTION MODE REGISTERS
Current Detection register latching scheme is:
When any of the 4 current detection registers (0x10 - 0x13) were programmed, all the 4 current detection registers (including the registers that not
being programmed) will be automatically latched into the current detector's internal configuration latches at the same time. Those latched configuration values are not subject to digital reset signals and will be kept in all the 4 power modes. The power up value of those latches is not deterministic,
so user needs to program the current detection registers to update.
Current detector
register Write
update
Current Detector block
registers
0x10
latch
0x11
latch
0x12
latch
0x13
latch
Figure-15 Current Detection Register Latching Scheme
DetectCtrl
Current Detect Control
Address: 10H
Type: Read/Write
Default Value: 0000H
Bit
Name
15:6
-
5:0
DetectCtrl
Register
Description
Reserved.
Detector power-down, active high:
[5:3]: Power-down for negative detector of channel 3/2/1;
[2:0]: Power-down for positive detector of channel 3/2/1.
44
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
DetectTh1
Channel 1 Current Threshold in Detection Mode
Address: 11H
Type: Read/Write
Default Value: 0000H
Bit
Name
15
-
14:8
CalCodeN
7
-
6:0
CalCodeP
Description
Reserved.
Channel 1 current negative detector calculation code.
Code mapping:
7'b000-0000, Vc=-4.28mV=-3.03mVrms (Vc is the threshold of low power computation)
7'b111-1111, Vc=12.91mV=9.14mVrms
DAC typical resolution is [12.91-(-4.28)]/127=135.4μV=95.7μVrms
Reserved.
Channel 1 current positive detector calculation code.
Code mapping:
7'b000-0000, Vc=-4.28mV=-3.03mVrms (Vc is the threshold of low power computation)
7'b111-1111, Vc=12.91mV=9.14mVrms
DAC typical resolution is [12.91-(-4.28)]/127=135.4μV=95.7μVrms
DetectTh2
Channel 2 Current Threshold in Detection Mode
Address: 12H
Type: Read/Write
Default Value: 0000H
Bit
Name
15
-
14:8
CalCodeN
7
-
6:0
Register
CalCodeP
Description
Reserved.
Channel 2 current negative detector calculation code.
Code mapping:
7'b000-0000, Vc=-4.28mV=-3.03mVrms (Vc is the threshold of low power computation)
7'b111-1111, Vc=12.91mV=9.14mVrms
DAC typical resolution is [12.91-(-4.28)]/127=135.4μV=95.7μVrms
Reserved.
Channel 2 current positive detector calculation code.
Code mapping:
7'b000-0000, Vc=-4.28mV=-3.03mVrms (Vc is the threshold of low power computation)
7'b111-1111, Vc=12.91mV=9.14mVrms
DAC typical resolution is [12.91-(-4.28)]/127=135.4μV=95.7μVrms
45
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
DetectTh3
Channel 3 Current Threshold in Detection Mode
Address: 13H
Type: Read/Write
Default Value: 0000H
Bit
Name
15
-
14:8
CalCodeN
7
-
6:0
CalCodeP
Description
Reserved.
Channel 3 current negative detector calculation code.
Code mapping:
7'b000-0000, Vc=-4.28mV=-3.03mVrms (Vc is the threshold of low power computation)
7'b111-1111, Vc=12.91mV=9.14mVrms
DAC typical resolution is [12.91-(-4.28)]/127=135.4μV=95.7μVrms
Reserved.
Channel 3 current positive detector calculation code.
Code mapping:
7'b000-0000, Vc=-4.28mV=-3.03mVrms (Vc is the threshold of low power computation)
7'b111-1111, Vc=12.91mV=9.14mVrms
DAC typical resolution is [12.91-(-4.28)]/127=135.4μV=95.7μVrms
The calibration method is that, the user program the detection threshold and test with the standard input signal until the output trips.
6.3.2
PARTIAL MEASUREMENT MODE REGISTERS
PMOffsetA
Ioffset for phase A in Partial Measurement mode
Address: 14H
Type: Read/Write
Default Value: 0000H
Bit
Name
15-14
-
13:0
PMOffsetA
Description
Reserved.
Phase A current offset in Partial Measurement mode.
PMOffsetB
Ioffset for phase B in Partial Measurement mode
Address: 15H
Type: Read/Write
Default Value: 0000H
Bit
Name
15-14
-
13:0
PMOffsetB
Description
Reserved.
Phase B current offset in Partial Measurement mode.
PMOffsetC
Ioffset for phase C in Partial Measurement mode
Address: 16H
Type: Read/Write
Default Value: 0000H
Bit
Name
15-14
-
13:0
PMOffsetC
Register
Description
Reserved.
Phase C current offset in Partial Measurement mode.
46
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
PMPGA
PGAgain Configuration in Partial Measurement mode
Address: 17H
Type: Read/Write
Default Value: 0000H
Bit
Name
Description
15-14
DPGA
13:0
PGAGain
DPGA in Partial Measurement mode.
PGAGain in Partial Measurement mode
Refer to the MMode1 register for encoding and mapping.
PMIrmsA
Irms for phase A in Partial Measurement mode
Address: 18H
Type: Read
Default Value: 0000H
Bit
Name
Description
15:0
PMIrmsA
*
Current RMS/mean result in Partial Measurement mode.
Format: It is unsigned for RMS while signed for mean value.
Note: For current measuring in Partial Measurement mode, current gain is suggested to realized by external MCU and current RMS value shall not exceed 40A.
PMIrmsB
Irms for phase B in Partial Measurement mode
Address: 19H
Type: Read
Default Value: 0000H
Bit
15:0
Name
Description
*
PMIrmsB
Current RMS/mean result in Partial Measurement mode.
Format: It is unsigned for RMS while signed for mean value.
Note: For current measuring in Partial Measurement Mode, current gain is suggested to realized by external MCU and current RMS value shall not exceed 40A.
PMIrmsC
Irms for phase C in Partial Measurement mode
Address: 1AH
Type: Read
Default Value: 0000H
Bit
Name
Description
15:0
PMIrmsC
*
Current RMS/mean result in Partial Measurement mode.
Format: It is unsigned for RMS while signed for mean value.
Note: For current measuring in Partial Measurement Mode, current gain is suggested to realized by external MCU and current RMS value shall not exceed 40A.
Register
47
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
PMConfig
Measure Configuration in Partial Measurement mode
Address: 1BH
Type: Read/Write
Default Value: 0000H
Bit
Name
15
-
14
ReMeasure
13
Description
Reserved.
This bit is ‘1’-write-only. Write ‘1’ to this bit will trigger another measurement cycle.
This bit configures start of measurement whether starts from zero crossing point.
MeasureStartZX 0: Measurement start immediately (default)
1: Measurement start from zero-crossing point
12
MeasureType
11-1
-
0
PMBusy
This bit indicates the measurement type.
0: RMS measurement (default)
1: Mean Value (DC Average) measurement
Reserved.
This bit indicates the measure status. This bit is read-only.
0: Measurement done (default)
1: Measurement in progress
PMAvgSamples
Number of 8K Samples to be Averaged
Address: 1CH
Type: Read
Default Value: 00A0H
Bit
Name
15:0
-
Description
Number of 8K samples to be averaged in RMS/mean computation.
PMIrmsLSB
LSB bits of PMRrms[A/B/C]
Address: 1DH
Type: Read
Default Value: 0000H
Bit
Name
15:12
-
11:8
IrmsCLSB
7:4
IrmsBLSB
3:0
IrmsALSB
Register
Description
Reserved.
These bits indicate LSB of the corresponding phase RMS measurement result if the MeasureType bit (b12, PMConfig) =0.
These bits indicate MSB of the corresponding phase mean measurement result if the MeasureType bit (b12, PMConfig) =1.
48
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
6.4
CONFIGURATION AND CALIBRATION REGISTERS
6.4.1
START REGISTERS AND ASSOCIATED CHECKSUM OPERATION SCHEME
The Start Registers (ConfigStart (30H), CalStart (40H), HarmStart (50H) and AdjStart (60H)) and associated registers / checksum have a special
operation scheme to protect important configuration data, illustrated below in the diagram. Start registers have multiple valid settings for different
operation modes.
Start Register Value
6886H
Usage
Power up state
5678H
Calibration
8765H
Other
Operation
Error
Operation
It is the value after reset. This state blocks checksum checking error generation
Similar like 6886H, This state blocks checksum checking error generation. Writing with this value trigger a reset
to the associated registers.
Checksum checking is enabled and if error detected, IRQ/Warn is asserted and Metering stopped.
Force checksum error generation and system stop.
xxxStart = 5678H
xxxStart register
Start Associated
Regisers
0
1
1
0
Metering
Enable
0
Checksum
Error
IRQ/WarnOut
Generation
0
1
Error
Checksum
Computation
User Read
CheckSum
(computed)
User Write
CheckSum
(programmed)
0
xxxStart =
8765H
1
xxxStart =
6886H
⎯ xxxStart refers to ConfigStart, CalStart, HarmStart and
AdjStart. Those registers and their assoicated checksum
computation has similar behavior.
⎯ xxxStart registers’ reset value is 6886H.
⎯ Writing 5678H to xxxStart register will trigger a reset to its
associated register. Register can be accessed after reset.
⎯ xxxStart associated register is the register between
xxxStart and associated checksum
Compare Error?
Figure-16 Start and Checksum Register Operation Scheme
6.4.2
CONFIGURATION REGISTERS
Table-5 Configuration Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Configuration Registers
Power-on Value and Comments
*
30H
ConfigStart
R/W
Calibration Start Command
6886H
31H
PLconstH
R/W
High Word of PL_Constant
0861H
32H
PLconstL
R/W
Low Word of PL_Constant
C468H
33H
MMode0
R/W
HPF/Integrator On/off, CF and all-phase energy
0087H
computation configuration
34H
MMode1
R/W
PGA gain configuration
0000H
35H
PStartTh
R/W
Active Startup Power Threshold.
16 bit unsigned integer, Unit: 0.00032 Watt
0000H.
36H
QStartTh
R/W
Reactive Startup Power Threshold.
16 bit unsigned integer, Unit: 0.00032 var
0000H
37H
SStartTh
R/W
Apparent Startup Power Threshold.
16 bit unsigned integer, Unit: 0.00032 VA
0000H
Register
49
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-5 Configuration Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Power-on Value and Comments
38H
PPhaseTh
R/W
Startup power threshold (for |P|+|Q| of a phase) for 0000H
any phase participating Active Energy Accumula- 16 bit unsigned integer,
tion. Common for phase A/B/C.
Unit: 0.00032 Watt/var
39H
QPhaseTh
R/W
Startup power threshold (for |P|+|Q| of a phase) for 0000H
any phase participating ReActive Energy Accumula- 16bit unsigned integer,
tion. Common for phase A/B/C.
Unit: 0.00032 Watt/var
3AH
SPhaseTh
RW
Startup power threshold (for |P|+|Q| of a phase) for 0000H
any phase participating Apparent Energy Accumula- 16 bit unsigned integer,
tion. Common for phase A/B/C.
Unit: 0.00032 Watt/var
3BH
CS0
R/W
Checksum 0 Checksum register.
421CH
(calculated value after reset)
Note: For details, please refer to application note AN-644.
ConfigStart
Configure Start Command
Address: 30H
Type: Read/Write
Default Value: 6886H
Bit
15 - 0
Name
CalStart[15:0]
Description
Refer to 6.4.1 Start Registers and Associated Checksum Operation Scheme.
PLconstH
High Word of PL_Constant
Address: 31H
Type: Read/Write
Default Value: 0861H
Bit
15 - 0
Name
Description
The PLconstH[15:0] and PLconstL[15:0] bits are high word and low word of PL_Constant respectively.
PL_Constant is a constant which is proportional to the sampling ratios of voltage and current, and inversely proportional to the
Meter Constant. PL_Constant is a threshold for energy calculated inside the chip, i.e., energy larger than PL_Constant will be
PLconstH[15:0]
accumulated as 0.01CFx in the corresponding energy registers and then output on CFx if one CF reaches.
It is suggested to set PL_constant as a multiple of 4 so as to double or redouble Meter Constant in low current state to save verification time.
PLconstL
Low Word of PL_Constant
Address: 32H
Type: Read/Write
Default Value: C468H
Bit
15 - 0
Register
Name
Description
The PLconstH[15:0] and PLconstL[15:0] bits are high word and low word of PL_Constant respectively.
PLconstL[15:0]
It is suggested to set PL_constant as a multiple of 4.
50
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
MMode0
Metering method configuration
Address: 33H
Type: Read/Write
Default Value: 0087H
Bit
Name
15-14
-
Description
Reserved.
13
I1I3Swap
This bit defines phase mapping for I1 and I3:
0: I1 maps to phase A, I3 maps to phase C (default)
1: I1 maps to phase C, I3 maps to phase A
Note: I2 always maps to phase B.
12
Freq60Hz
Current Grid operating line frequency.
0: 50Hz (default)
1: 60Hz
11
HPFOff
Disable HPF in the signal processing path.
10
didtEn
Enable Integrator for didt current sensor.
0: disable (default)
1: enable
9
001LSB
Energy register LSB configuration for all energy registers:
0: 0.1CF (default)
1: 0.01CF
8
3P3W
7
CF2varh
6
-
Reserved.
5
-
Reserved.
4
ABSEnQ
3
ABSEnP
2
EnPA
1
EnPB
0
EnPC
Register
This bit defines the voltage/current phase sequence detection mode:
0: 3P4W (default)
1: 3P3W (Ua is Uab, Uc is Ucb, Ub is not used)
CF2 pin source:
0: apparent energy
1: reactive energy (default)
These bits configure the calculation method of total (all-phase-sum) reactive/active energy and power:
0: Arithmetic sum: (default)
ET=EA*EnPA+ EB*EnPB+ EC*EnPC
PT= PA*EnPA+ PB*EnPB+ PC*EnPC
1: Absolute sum:
ET=|EA|*EnPA+ |EB|*EnPB+ |EC|*EnPC
PT=|PA|*EnPA+ |PB|*EnPB+ |PC|*EnPC
Note: ET is the total (all-phase-sum) energy, EA/EB/EC are the signed phase A/B/C energy respectively. Reverse energy is negative. PT is the total (all-phase-sum) power, PA/PB/PC are the signed phase A/B/C power respectively. Reverse power is negative.
These bits configure whether Phase A/B/C are counted into the all-phase sum energy/power (P/Q/S).
1: Corresponding Phase A/B/C to be counted into the all-phase sum energy/power (P/Q/S) (default)
0: Corresponding Phase A/B/C not counted into the all-phase sum energy/power (P/Q/S)
51
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
MMode1
PGA Gain Configuration
Address: 34H
Type: Read/Write
Default Value: 0000H
Bit
15-14
Name
DPGA_GAIN
Description
Digital PGA gain for the 4 current channels. This gain is implemented at the end of decimation filter.
00: Gain = 1 (default)
01: Gain = 2
10: Gain = 4
11: Gain = 8
PGA gain for all ADC channels.
13-0
PGA_GAIN
Mapping:
[13:12]: V3
[11:10]: V2
[9:8]: V1
[7:6]: [5:4]: I3
[3:2]: I2
[1:0]: I1
Encoding:
00: 1X (default)
01: 2X
10: 4X
11: N/A
Register
52
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
CS0
Checksum 0
Address: 3BH
Type: Read/Write
Default Value: 421CH
Bit
Name
Description
This register should be written after the 31H-3AH registers are written. Suppose the high byte and the low byte of the 31H-3AH
registers are shown in the below table.
15 - 0
Register Address
31H
32H
33H
34H
35H
36H
37H
38H
39H
3AH
CS0[15:0]
High Byte
H31
H32
H33
H34
H35
H36
H37
H38
H39
H3A
Low Byte
L31
L32
L33
L34
L35
L36
L37
L38
L39
L3A
The calculation of the CS0 register is as follows:
The low byte of 3BH register is: L3B=MOD(H31+H32+...+H3A+L31+L32+...+L3A, 2^8)
The high byte of 3BH register is: H3B=H31 XOR H32 XOR... XOR H3A XOR L31 XOR L32 XOR... XOR L3A
The 90E32A calculates CS0 regularly. If the value of the CS0 register and the calculation by the 90E32A is different when ConfigStart=8765H, the CS0Err bit (b14, SysStatus0) is set and the WarnOut and IRQ pins are asserted.
Note: The readout value of the CS0 register is the calculation by the 90E32A, which is different from what is written.
There are multiple Start register and Checksum (CS0/CS1/CS2/CS3) registers for different crucial register blocks. Those registers are handled in
the similar way.
6.4.3
ENERGY CALIBRATION REGISTERS
Table-6 Calibration Registers
Register
Address
Register Name
Read/Write
Type
40H
CalStart
R/W
Functional Description
Power-on Value
Calibration Registers
Calibration Start Command
6886H
41H
POffsetA
R/W
Phase A Active Power Offset
0000H
42H
QOffsetA
R/W
Phase A Reactive Power Offset
0000H
43H
POffsetB
R/W
Phase B Active Power Offset
0000H
44H
QOffsetB
R/W
Phase B Reactive Power Offset
0000H
45H
POffsetC
R/W
Phase C Active Power Offset
0000H
46H
QOffsetC
R/W
Phase C Reactive Power Offset
0000H
47H
GainA
R/W
Phase A Active/Reactive Energy calibration
gain
0000H
48H
PhiA
R/W
Phase A calibration phase angle
0000H
49H
GainB
R/W
Phase B Active/Reactive Energy calibration
gain
0000H
Register
53
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-6 Calibration Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Power-on Value
4AH
PhiB
R/W
Phase B calibration phase angle
0000H
4BH
GainC
R/W
Phase C Active/Reactive Energy calibration
gain
0000H
4CH
PhiC
R/W
Phase C calibration phase angle
0000H
4DH
*
R/W
Checksum 1
0000H
CS1
Note: The calculation of the CS1 register is similar as the CS0 register by calculating the 41H-4CH registers. For details, please refer to application note AN-644.
PoffsetA
Phase A Active Power Offset
Address: 41H
Type: Read/Write
Default Value: 0000H
Bit
Name
15-0
Offset
Description
Power offset. Signed 16-bit integer.
QoffsetA
Phase A Reactive Power Offset
Address: 42H
Type: Read/Write
Default Value: 0000H
Bit
Name
15-0
Offset
Description
Power offset. Signed 16-bit integer.
GainA
Phase A Active/Reactive Energy calibration gain
Address: 47H
Type: Read/Write
Default Value: 0000H
Bit
Name
15-0
Gain
Description
Energy calibration gain.
Signed integer.
Actual power gain = (1+ Gain)
PhiA
Phase A calibration phase angle
Address: 48H
Type: Read/Write
Default Value: 0000H
Bit
15
Name
DelayV
14:10
-
9:0
DelayCycles
Description
0: Delay Cycles are applied to current channel. (default)
1: Delay Cycles are applied to voltage channel.
Reserved.
Unit is 2.048MHz cycle. It is an unsigned 10 bit integer.
The phase B and phase C’s calibration registers are similar as phase A.
Register
54
April 2, 2013
90E32A
6.4.4
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
FUNDAMENTAL/HARMONIC ENERGY CALIBRATION REGISTERS
Table-7 Fundamental/Harmonic Energy Calibration Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Power-on Value
50H
HarmStart
R/W
Harmonic Calibration Startup Command
6886H
51H
POffsetAF
R/W
Phase A Fundamental Active Power Offset
0000H
52H
POffsetBF
R/W
Phase B Fundamental Active Power Offset
0000H
53H
POffsetCF
R/W
Phase C Fundamental Active Power Offset
0000H
54H
PGainAF
R/W
Phase A Fundamental Active Power Gain
0000H
55H
PGainBF
R/W
Phase B Fundamental Active Power Gain
0000H
56H
PGainCF
R/W
Phase C Fundamental Active Power Gain
0000H
R/W
Checksum 2
0000H
57H
*
CS2
Note: The calculation of the CS2 register is similar as the CS0 register by calculating the 51H-56H registers. For details, please refer to application note AN-644.
6.4.5
MEASUREMENT CALIBRATION
Table-8 Measurement Calibration Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Power-on Value
60H
AdjStart
R/W
Measurement Calibration Startup Command
6886H
61H
UgainA
R/W
Phase A Voltage RMS Gain
CE40H
62H
IgainA
R/W
Phase A Current RMS Gain
7530H
63H
UoffsetA
R/W
Phase A Voltage RMS Offset
0000H
64H
IoffsetA
R/W
Phase A Current RMS Offset
0000H
65H
UgainB
R/W
Phase B Voltage RMS Gain
CE40H
66H
IgainB
R/W
Phase B Current RMS Gain
7530H
67H
UoffsetB
R/W
Phase B Voltage RMS Offset
0000H
68H
IoffsetB
R/W
Phase B Current RMS Offset
0000H
69H
UgainC
R/W
Phase C Voltage RMS Gain
CE40H
6AH
IgainC
R/W
Phase C Current RMS Gain
7530H
6BH
UoffsetC
R/W
Phase C Voltage RMS Offset
0000H
6CH
IoffsetC
R/W
Phase C Current RMS Offset
0000H
R/W
Checksum 3
8EBEH
6FH
*
CS3
Note: The calculation of the CS3 register is similar as the CS0 register by calculating the 61H-6EH registers. Here the value of 6DH and 6EH registers can only be
read, VALUE6DH=7530H and VALUE6EH=0000H.
Register
55
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
6.5
ENERGY REGISTER
6.5.1
REGULAR ENERGY REGISTERS
Table-9 Regular Energy Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
80H
APenergyT
R/C
Total Forward Active Energy
81H
APenergyA
R/C
Phase A Forward Active Energy
82H
APenergyB
R/C
Phase B Forward Active Energy
83H
APenergyC
R/C
Phase C Forward Active Energy
84H
ANenergyT
R/C
Total Reverse Active Energy
85H
ANenergyA
R/C
Phase A Reverse Active Energy
86H
ANenergyB
R/C
Phase B Reverse Active Energy
87H
ANenergyC
R/C
Phase C Reverse Active Energy
88H
RPenergyT
R/C
Total Forward Reactive Energy
89H
RPenergyA
R/C
Phase A Forward Reactive Energy
8AH
RPenergyB
R/C
Phase B Forward Reactive Energy
8BH
RPenergyC
R/C
Phase C Forward Reactive Energy
8CH
RNenergyT
R/C
Total Reverse Reactive Energy
8DH
RNenergyA
R/C
Phase A Reverse Reactive Energy
8EH
RNenergyB
R/C
Phase B Reverse Reactive Energy
8FH
RNenergyC
R/C
Phase C Reverse Reactive Energy
90H
SAenergyT
R/C
Total (Arithmetic Sum) Apparent Energy
91H
SenergyA
R/C
Phase A Apparent Energy
92H
SenergyB
R/C
Phase B Apparent Energy
93H
SenergyC
R/C
Phase C Apparent Energy
95H
EnStatus0
R
Metering Status 0
96H
EnStatus1
R
Metering Status 1
Comment
Resolution is 0.1CF/0.01CF. 0.01CF / 0.1CF setting is defined by the 001LSB bit (b9, MMode0).
Cleared after read.
EnStatus0
Metering Status 0
Address: 95H
Type: Read
Default Value: F000H
Bit
Name
15
TQNoload
Description
all-phase-sum reactive power no-load condition detected.
14
TPNoload
all-phase-sum active power no-load condition detected.
13
TASNoload
all-phase-sum apparent power no-load condition detected.
12-4
-
3
CF4RevFlag
2
CF3RevFlag
1
CF2RevFlag
0
CF1RevFlag
Register
Reserved.
CF4/CF3/CF2/CF1 Forward/Reverse Flag – reflect the direction of the current CF pulse.
0: Forward (default)
1: Reverse
56
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
EnStatus1
Metering Status 1
Address: 96H
Type: Read
Default Value: 0000H
Bit
Name
15-7
-
6
SagPhaseA
5
SagPhaseB
4
SagPhaseC
Reserved.
3
-
2
PhaseLossA
1
PhaseLossB
0
PhaseLossC
6.5.2
Description
These bits indicate whether there is voltage sag on phase A, B or C respectively.
0: no voltage sag (default)
1: voltage sag
Reserved.
These bits indicate whether there is a phase loss in Phase A/B/C.
0: no phase loss (default)
1: phase loss.
FUNDAMENTAL / HARMONIC ENERGY REGISTER
Table-10 Fundamental / Harmonic Energy Register
Register
Address
Register Name
Read/Write
Type
Functional Description
A0H
APenergyTF
R/C
Total Forward Active Fundamental Energy
A1H
APenergyAF
R/C
Phase A Forward Active Fundamental Energy
A2H
APenergyBF
R/C
Phase B Forward Active Fundamental Energy
A3H
APenergyCF
R/C
Phase C Forward Active Fundamental Energy
A4H
ANenergyTF
R/C
Total Reverse Active Fundamental Energy
A5H
ANenergyAF
R/C
Phase A Reverse Active Fundamental Energy
A6H
ANenergyBF
R/C
Phase B Reverse Active Fundamental Energy
A7H
ANenergyCF
R/C
Phase C Reverse Active Fundamental Energy
A8H
APenergyTH
R/C
Total Forward Active Harmonic Energy
A9H
APenergyAH
R/C
Phase A Forward Active Harmonic Energy
AAH
APenergyBH
R/C
Phase B Forward Active Harmonic Energy
ABH
APenergyCH
R/C
Phase C Forward Active Harmonic Energy
ACH
ANenergyTH
R/C
Total Reverse Active Harmonic Energy
ADH
ANenergyAH
R/C
Phase A Reverse Active Harmonic Energy
AEH
ANenergyBH
R/C
Phase B Reverse Active Harmonic Energy
AFH
ANenergyCH
R/C
Phase C Reverse Active Harmonic Energy
6.6
MEASUREMENT REGISTERS
6.6.1
POWER AND POWER FACTOR REGISTERS
Comment
Resolution is 0.1CF / 0.01CF. 0.01CF / 0.1CF
setting is defined by the 001LSB bit (b9,
MMode0). Cleared after read.
Table-11 Power and Power Factor Register
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
B0H
PmeanT
R
Total (all-phase-sum) Active Power
B1H
PmeanA
R
Phase A Active Power
B2H
PmeanB
R
Phase B Active Power
B3H
PmeanC
R
Phase C Active Power
Complement, MSB as the sign bit
XX.XXX kW
1LSB corresponds to 1Watt for phase A/B/C, and
4Watt for Total (all-phase-sum)
Register
57
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-11 Power and Power Factor Register
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
B4H
QmeanT
R
Total (all-phase-sum) Reactive Power
B5H
QmeanA
R
Phase A Reactive Power
B6H
QmeanB
R
Phase B Reactive Power
Complement, MSB as the sign bit
XX.XXX kvar
1LSB corresponds to 1var for phase A/B/C, and
4var for Total (all-phase-sum)
B7H
QmeanC
R
Phase C Reactive Power
B8H
SAmeanT
R
Total (Arithmetic Sum) apparent power
B9H
SmeanA
R
phase A apparent power
BAH
SmeanB
R
phase B apparent power
BBH
SmeanC
R
phase C apparent power
BCH
PFmeanT
R
Total power factor
BDH
PFmeanA
R
phase A power factor
BEH
PFmeanB
R
phase B power factor
BFH
PFmeanC
R
phase C power factor
C0H
PmeanTLSB
R
Lower word of Total (all-phase-sum) Active
Power
C1H
PmeanALSB
R
Lower word of Phase A Active Power
C2H
PmeanBLSB
R
Lower word of Phase B Active Power
C3H
PmeanCLSB
R
Lower word of Phase C Active Power
C4H
QmeanTLSB
R
Lower word of Total (all-phase-sum) Reactive
Power
C5H
QmeanALSB
R
Lower word of Phase A Reactive Power
C6H
QmeanBLSB
R
Lower word of Phase B Reactive Power
C7H
QmeanCLSB
R
Lower word of Phase C Reactive Power
C8H
SAmeanTLSB
R
Lower word of Total (Arithmetic Sum) apparent
power
Complement, MSB always '0'
XX.XXX kVA
1LSB corresponds to 1va for phase A/B/C, and
4va for Total (all-phase-sum)
Signed, MSB as the sign bit
X.XXX
LSB is 0.001. Range from -1000 to +1000
C9H
SmeanALSB
R
Lower word of phase A apparent power
CAH
SmeanBLSB
R
Lower word of phase B apparent power
CBH
SmeanCLSB
R
Lower word of phase C apparent power
Lower word of Active Powers.
*
1LLSB corresponds to 4/256 Watt
Lower word of Active Powers.
1LLSB corresponds to 1/256 Watt
Lower word of ReActive Powers.
1LLSB corresponds to 4/256 var
Lower word of ReActive Powers.
1LLSB corresponds to 1/256 var
Lower word of Apparent Powers.
1LLSB corresponds to 4/256 VA
Lower word of Apparent Powers.
1LLSB corresponds to 1/256 VA
Note: All the lower 8 bits of C0H-CBH registers and E0H-EFH registers are always zero. Only the higher 8 bits of these registers are valid.
In this document, LLSB means bit 8 of the lower registers as below:
b15
6.6.2
b14
b13
b12
b11
b10
b9
b8
(LLSB)
b7
b6
b5
b4
b3
b2
b1
b0
FUNDAMENTAL/ HARMONIC POWER AND VOLTAGE/ CURRENT RMS REGISTERS
Table-12 Fundamental/ Harmonic Power and Voltage/ Current RMS Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
D0H
PmeanTF
R
Total active fundamental power
Complement, 16-bit integer with unit of 4Watt.
1LSB corresponds to 4Watt
D1H
PmeanAF
R
phase A active fundamental power
D2H
PmeanBF
R
phase B active fundamental power
D3H
PmeanCF
R
phase C active fundamental power
D4H
PmeanTH
R
Total active harmonic power
Register
58
Complement, 16-bit integer with unit of 1Watt.
1LSB corresponds to 1Watt
Complement, 16-bit integer with unit of 4Watt.
1LSB corresponds to 4Watt
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-12 Fundamental/ Harmonic Power and Voltage/ Current RMS Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
D5H
PmeanAH
R
phase A active harmonic power
D6H
PmeanBH
R
phase B active harmonic power
D7H
PmeanCH
R
phase C active harmonic power
D9H
UrmsA
R
phase A voltage RMS
DAH
UrmsB
R
phase B voltage RMS
DBH
UrmsC
R
phase C voltage RMS
DCH
IrmsN0
R
N Line calculated current RMS
Comment
Complement, 16-bit integer with unit of 1Watt.
1LSB corresponds to 1Watt
1LSB corresponds to 0.01 V
DDH
IrmsA
R
phase A current RMS
DEH
IrmsB
R
phase B current RMS
DFH
IrmsC
R
phase C current RMS
E0H
PmeanTFLSB
R
Lower word of Total active fundamental Power
E1H
PmeanAFLSB
R
Lower word of phase A active fundamental
Power
E2H
PmeanBFLSB
R
Lower word of phase B active fundamental
Power
E3H
PmeanCFLSB
R
Lower word of phase C active fundamental
Power
E9H
UrmsALSB
R
Lower word of phase A voltage RMS
EAH
UrmsBLSB
R
Lower word of phase B voltage RMS
EBH
UrmsCLSB
R
Lower word of phase C voltage RMS
EDH
IrmsALSB
R
Lower word of phase A current RMS
EEH
IrmsBLSB
R
Lower word of phase B current RMS
EFH
IrmsCLSB
R
Lower word of phase C current RMS
unsigned 16-bit integer with unit of 0.001A
1LSB corresponds to 0.001 A
Lower word of D0H register.
*
1LLSB corresponds to 4/256 Watt
Lower word of registers from D1H to D3H.
1LLSB corresponds to 1/256 Watt
Lower word of registers from D9H to DBH.
1LLSB corresponds to 0.01/256V
Lower word of registers from DDH to DFH.
1LLSB corresponds to 0.001/256A
Note: All the lower 8 bits of C0H-CBH registers and E0H-EFH registers are always zero. Only the higher 8 bits of these registers are valid.
In this document, LLSB means bit 8 of the lower registers as below:
b15
6.6.3
b14
b13
b12
b11
b10
b9
b8
(LLSB)
b7
b6
b5
b4
b3
b2
b1
b0
THD+N, FREQUENCY, ANGLE AND TEMPERATURE REGISTERS
Table-13 THD+N, Frequency, Angle and Temperature Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
F1H
THDNUA
R
phase A voltage THD+N
Comment
F2H
THDNUB
R
phase B voltage THD+N
F3H
THDNUC
R
phase C voltage THD+N
F5H
THDNIA
R
phase A current THD+N
F6H
THDNIB
R
phase B current THD+N
F7H
THDNIC
R
phase C current THD+N
F8H
Freq
R
Frequency
1LSB corresponds to 0.01% Hz
Signed, MSB as the sign bit
1LSB corresponds to 0.1-degree,
-180.0°~+180.0°
F9H
PAngleA
R
phase A mean phase angle
FAH
PAngleB
R
phase B mean phase angle
FBH
PAngleC
R
phase C mean phase angle
Register
59
1LSB corresponds to 0.01%
1LSB corresponds to 0.01%
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Table-13 THD+N, Frequency, Angle and Temperature Registers
Register
Address
Register Name
Read/Write
Type
Functional Description
Comment
FCH
Temp
R
Measured temperature
1LSB corresponds to 1 °C
Signed, MSB as the sign bit
FDH
UangleA
R
phase A voltage phase angle
Always ‘0’
FEH
UangleB
R
phase B voltage phase angle
FFH
UangleC
R
phase C voltage phase angle
Signed, MSB as the sign bit
Take phase A voltage as base voltage
1LSB corresponds to 0.1 degree,
-180.0°~+180.0°
Register
60
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
7
ELECTRICAL SPECIFICATION
7.1
ELECTRICAL SPECIFICATION
Parameter
Min
Typ
Max
Accuracy
DC Power Supply Rejection Ratio (PSRR)
AC Power Supply Rejection Ratio (PSRR)
Active Energy Error (Dynamic Range 5000:1)
Differential Input Voltage
Analog Input Pin Absolute Voltage Range
Channel Input Impedance
Channel Sampling Frequency
Channel Sampling Bandwidth
Temperature Sensor Accuracy
Reference voltage
Reference voltage temperature coefficient
Current Detector threshold range
Current Detector threshold setting step/ resolution
Current Detector detection time (single-side)
Current Detector detection time (double-side)
±0.1
%
±0.1
%
±0.1
%
ADC Channel
0.12
600
0.07
300
mVrms
0.04
160
VDDGND-300
mV
1200
120
KΩ
80
50
8
kHz
2
kHz
Temperature Sensor and Reference
1
°C
1.2
ppm/
6
15
°C
Current detectors
2
3
4
mVrms
0.096
mVrms
32
ms
17
ms
Crystal Oscillator
Oscillator Frequency (fsys_clk)
AVDD
DVDD
VDD18
Unit
16.384
2.8
2.8
Normal mode operating current (I-Normal)
Idle mode operating current (I-Idle)
Detection mode operating current (I-Detection)
Partial Measurement mode operating current
(I-Measurement)
MHz
Power Supply
3.3
3.6
3.3
3.6
1.8
Operating Currents
23
0.1
4
180
250
100
140
6.8
Test Condition/ Comments
VDD=3.3V±0.3V, I=5A, V=220V, CT 1000:1, sampling resistor 4.8Ω
VDD=3.3V superimposes 400mVrms, I=5A, V=220V,
CT 1000:1, sampling resistor 4.8Ω
CT 1000:1, sampling resistor 4.8Ω
PGA=1
PGA=2
PGA=4
PGA=1
PGA=2
PGA=4
3.3 V, 25 °C
From -40 to 85 °C
3.3 V, 25 °C
3.3 V, 25 °C
The Accuracy of crystal or external clock is ±20 ppm,
10pF ~ 20pF crystal load capacitor integrated.
V
mA
μA
3.3 V, 25 °C
μA
Double-side detection (at 3.3 V, 25 °C)
Single-side detection (at 3.3 V, 25 °C)
mA
3.3 V, 25°C
SPI
Slave mode (SPI) bit rate
100
1200k
note 1
bps
ESD
Machine Model (MM)
Charged Device Model (CDM)
Human Body Model (HBM)
Latch Up
Latch Up
Digital Input High Level (all digital pins except OSCI)
Electrical Specification
400
1000
6000
2.4
±100
5.4
DC Characteristics
VDD
61
V
V
V
mA
V
V
JESD22-A115
JESD22-C101
JESD22-A114
JESD78A
JESD78A
VDD=3.3V
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Parameter
Min
Typ
Digital Input Low Level (all digital pins except OSCI)
Digital Input Leakage Current
Digital Output Low Level (CF1, CF2, CF3, CF4)
Digital Output Low Level (IRQ0, IRQ1, WarnOut, ZX0,
ZX1, ZX2, SDO)
Digital Output High Level (CF1, CF2, CF3, CF4)
2.8
Digital Output High Level (IRQ0, IRQ1, WarnOut, ZX0,
ZX1, ZX2, SDO)
2.8
Note 1: The maximum SPI bit rate during current detector calibration is 900k bps.
Electrical Specification
62
Max
0.8
±1
0.4
Unit
V
μA
V
Test Condition/ Comments
VDD=3.3V
VDD=3.6V, VI=VDD or GND
VDD=3.3V, IOL=8mA
0.4
V
V
VDD=3.3V, IOL=5mA
VDD=3.3V, IOH=-8mA, by separately
V
VDD=3.3V, IOH=-5mA, by separately
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
7.2
METERING/ MEASUREMENT ACCURACY
7.2.1
METERING ACCURACY
γ=
Metering accuracy or energy accuracy is calculated with relative
error:
E mea − E real
× 100%
E real
Where Emea is the energy measured by the meter, Ereal is the actual
energy measured by a high accurate normative meter.
Table-14 Metering Accuracy for Different Energy within the Dynamic Range
Energy Type
Energy Pulse
Active energy
(Per phase and all-phase-sum)
CF1
Reactive energy
(Per phase and all-phase-sum)
CF2
Apparent energy
(Per phase and arithmetic all-phase-sum)
CF2
Fundamental active energy
(Per phase and all-phase-sum)
CF3
Harmonic active energy
(Per phase and all-phase-sum)
CF4
ADC Range
When Gain=1
PF=1.0 120μV-600mV
PF=0.5L, 180μV-600mV
PF=0.8C, 150μV-600mV
sinФ=1.0 120μV-600mV
sinФ=0.5L, 180μV-600mV
sinФ=0.8C, 150μV-600mV
600μV-600mV
note 2
PF=1.0 120μV-600mV
PF=0.5L, 180μV-600mV
PF=0.8C, 150μV-600mV
PF=1.0 120μV-600mV
PF=0.5L, 180μV-600mV
PF=0.8C, 150μV-600mV
note 1
Metering Accuracy
0.1%
0.2%
0.2%
0.2%
0.5%
Note 1: All the parameters in this table is tested on Atmel’s test platform.
Note 2: Apparent energy is tested using active energy with unity power factor since there’s no standard for apparent energy. Signal below 600 μV is not tested.
Electrical Specification
63
April 2, 2013
90E32A
7.2.2
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
Where Umea means the measured data of one measurement
parameter, and Ureal means the real/actual data of the parameter,
MEASUREMENT ACCURACY
The measurements are all calculated with fiducial error except for
frequency and THD.
UFV means the fiducial value of this measurement parameter, which
can be defined as Table-15.
Fiducial error is calculated as follows:
Fiducial_Error =
Umea - Ureal
* 100%
UFV
Table-15 Measurement Parameter Range and Format
90E32A
Measurement
Voltage
Fiducial Value (FV)
reference voltage Un
maximum current Imax
(4×In is recommended)
Un
Current
Voltage rms
Current rms
note 1
Active/ Reactive Power
Apparent Power
Power Factor
note 2
Phase Angle
THD+N
Range
0 ~ 655.35V
Comment
Unsigned integer with unit of 0.01V
XX.XXX
0 ~ 65.535A
Unsigned integer with unit of 0.001A
XXX.XX
0 ~ 655.35V
Unsigned integer with unit of 0.01V
Ib/In
XX.XXX
0 ~ 65.535A
Unsigned integer with unit of 0.001A
Un×4Ib
XX.XXX
-32.768 ~ +32.767 kW/kvar
Signed integer with unit/LSB of 1 Watt/var
Un×4Ib
Reference Frequency 50
Hz
1.000
XX.XXX
0 ~ +32.767 kVA
Unsigned integer with unit/LSB of 1 VA
XX.XX
45.00~65.00 Hz
Signed integer with unit/LSB of 0.01Hz
X.XXX
-1.000 ~ +1.000
Signed integer, LSB/Unit = 0.001
180°
Relative error is
adopted, no Fiducial
Value
XXX.X
-180° ~ +180°
Signed integer, unit/LSB = 0.1°
XX.XX
0.00%-99.99%
Unit is 0.01%
note 1
Frequency
Defined
Format
XXX.XX
Note 1:
All registers are of 16-bit. For cases when the current or active/reactive/apparent power goes beyond the above range, it is suggested to be handled by MCU in
application. For example, register value can be calibrated to 1/2 of the actual value during calibration, then multiply 2 in application.
Note 2:
Phase angle is obtained when voltage/current crosses zero at the sampling frequency of 256kHz.
For the above mentioned parameters, the measurement accuracy
requirement is 0.5% maximum.
Harmonic component% =
For frequency, temperature, THD+N:
u(i)h − u(i)hN
× 100
u(i)hN
Parameter Accuracy
Where
Frequency: 0.01Hz
u (i ) h means the measuring value of the hth
harmonic voltage/
Temperature: 1 °C
current;
Accuracy of all orders of harmonics: 5% relative error
u (i ) hN
th
means the given or actual value of the h harmonic voltage/
current.
Electrical Specification
64
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
7.3
INTERFACE TIMING
7.3.1
SPI INTERFACE TIMING (SLAVE MODE)
The SPI interface timing is as shown in Figure-17 and Table-16.
t
CSH
t
CYC
CS
t
t
t
t
CSD
t
CLH
CSS
CLL
CLD
SCLK
t
DIS
SDI
t
DIH
Valid Input
t
DW
t
t
PD
SDO
DF
High Impedance
High Impedance
Valid Output
Figure-17 SPI Timing Diagram
Table-16 SPI Timing Specification
Symbol
tCSH
Description
Minimum CS High Level Time
tCSS
tCSD
tCLD
tCYC
tCLH
tCLL
tDIS
tDIH
tDW
tPD
tDF
CS Setup Time
CS Hold Time
Clock Disable Time
SCLK cycle
Clock High Level Time
Clock Low Level Time
Data Setup Time
Data Hold Time
Minimum Data Width
Output Delay
Output Disable Time
Min.
Typical
Max.
note 1
+10
2T
2T+10
3T+10
1T
7T+10
5T+10
2T+10
2T+10
1T+10
3T+10
2T+20
2T+20
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note:
1. T means system clock cycle. T=1/fsys_clk
Electrical Specification
65
April 2, 2013
90E32A
7.4
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
POWER ON RESET TIMING
In most case, the power of 90E32A and MCU are both derived from
220V power lines. To make sure 90E32A is reset and can work properly,
MCU must force 90E32A into idle mode firstly and then into normal
mode. In this operation, RESET is held to high in idle mode and deasserted by delay T1 after idle-normal transition. Refer to Figure-18.
DVDD
T0
PM[1:0]
MCU startup
Idle Mode
Normal Mode
T1
RESET
Figure-18 Power On Reset Timing (90E32A and MCU are Powered on Simultaneously)
VH
DVDD
T1
RESET
Figure-19 Power On Reset Timing in Normal & Partial Measurement Mode
Table-17 Power On Reset Specification
Symbol
VH
T0
T1
Description
Power On Trigger Voltage
Duration forced in idle mode after power on
Delay time after power on or exit idle mode
Electrical Specification
Min
1
5
66
Typ
2.5
Max
2.7
16
40
Unit
V
ms
ms
April 2, 2013
90E32A
7.5
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
ZERO-CROSSING TIMING
V
TZX
ZX
(Positive zero-crossing)
TD
ZX
(Negative zero-crossing)
ZX
(All zero-crossing)
Figure-20 Zero-Crossing Timing Diagram (per phase)
Table-18 Zero-Crossing Specification
Symbol
TZX
TD
Description
Min
High Level Width
Delay Time
Electrical Specification
67
Typ
5
0.2
Max
0.5
Unit
ms
ms
April 2, 2013
90E32A
7.6
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
VOLTAGE SAG AND PHASE LOSS TIMING
Voltage
+ threshold
time
- threshold
Sag/Phase Loss condition found
in two consecutive windows
11ms window
Assert of
Voltage Sag / Phase Loss
IRQ (if enabled)
Figure-21 Voltage Sag and Phase Loss Timing Diagram
Electrical Specification
68
April 2, 2013
90E32A
7.7
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
ABSOLUTE MAXIMUM RATING
Parameter
Relative Voltage Between AVDD and AGND
Relative Voltage Between DVDD and DGND
Analog Input Voltage
(I1P, I1N, I2P, I2N, I3P, I3N, V1P, V1N, V2P, V2N, V3P, V3N)
Digital Input Voltage
Operating Temperature Range
Maximum Junction Temperature
Package Type
TQFP48
Electrical Specification
Maximum Limit
-0.3V~3.7V
-0.3V~3.7V
-0.6V~AVDD
-0.3V~3.6V
-40~85 °C
150 °C
Thermal Resistance θJA
58.5
Unit
°C/W
69
Condition
No Airflow
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
PACKAGE DIMENSIONS
70
April 2, 2013
90E32A
POLY-PHASE HIGH-PERFORMANCE WIDE-SPAN ENERGY METERING IC
ORDERING INFORMATION
XXXXX
Device Type
XXX
Package
X
Temperature Range
DATASHEET DOCUMENT HISTORY
71
I
Industry (-40 ℃ to +85 ℃)
ERG
TQFP48
90E32A
Poly-Phase High-Performance
Wide-Span Energy Metering IC
工商网监
湘ICP备2023018690号
