Features
•
•
•
•
•
•
•
•
•
•
•
•
Single Supply Voltage, Range 3V to 3.6V
3-volt Only Read and Write Operation
Software Protected Programming
Low-power Dissipation
– 15 mA Active Current
– 40 µA CMOS Standby Current
Fast Read Access Time – 120 ns
Sector Program Operation
– Single-cycle Reprogram (Erase and Program)
– 512 Sectors (128 Bytes/Sector)
– Internal Address and Data Latches for 128 Bytes
Fast Sector Program Cycle Time – 20 ms Max.
Internal Program Control and Timer
DATA Polling for End of Program Detection
Typical Endurance > 10,000 Cycles
CMOS and TTL Compatible Inputs and Outputs
Commercial and Industrial Temperature Ranges
512K (64K x 8)
3-volt Only
Flash Memory
AT29LV512
Description
The AT29LV512 is a 3-volt-only in-system Flash programmable erasable read-only
memory (PEROM). Its 512K of memory is organized as 65,536 words by 8 bits. Manufactured with Atmel’s advanced nonvolatile CMOS technology, the device offers
access times to 120 ns with power dissipation of just 54 mW over the commercial temperature range. When the device is deselected, the CMOS standby current is less
than 40 µA. The device endurance is such that any sector can typically be written to in
excess of 10,000 times.
Pin Configurations
Pin Name
Function
A0 - A15
Addresses
CE
Chip Enable
OE
Output Enable
WE
Write Enable
I/O0 - I/O7
Data Inputs/Outputs
NC
No Connect
29
28
27
26
25
24
23
22
21
14
15
16
17
18
19
20
5
6
7
8
9
10
11
12
13
I/O1
I/O2
GND
I/O3
I/O4
I/O5
I/O6
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
4
3
2
1
32
31
30
A12
A15
NC
NC
VCC
WE
NC
PLCC Top View
A14
A13
A8
A9
A11
OE
A10
CE
I/O7
TSOP Top View
Type 1
A11
A9
A8
A13
A14
NC
WE
VCC
NC
NC
A15
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
GND
I/O2
I/O1
I/O0
A0
A1
A2
A3
Rev. 0177M–05/02
1
To allow for simple in-system reprogrammability, the AT29LV512 does not require high
input voltages for programming. Three-volt-only commands determine the operation of
the device. Reading data out of the device is similar to reading from an EPROM. Reprogramming the AT29LV512 is performed on a sector basis; 128 bytes of data are loaded
into the device and then simultaneously programmed.
During a reprogram cycle, the address locations and 128 bytes of data are captured at
microprocessor speed and internally latched, freeing the address and data bus for other
operations. Following the initiation of a program cycle, the device will automatically
erase the sector and then program the latched data using an internal control timer. The
end of a program cycle can be detected by DATA polling of I/O7. Once the end of a program cycle has been detected, a new access for a read or program can begin.
Block Diagram
Device Operation
READ: The AT29LV512 is accessed like an EPROM. When CE and OE are low and
WE is high, the data stored at the memory location determined by the address pins
is asserted on the outputs. The outputs are put in the high impedance state whenever
CE or OE is high. This dual-line control gives designers flexibility in preventing bus
contention.
SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV512 has 512 individual sectors, each 128 bytes. Using the software data protection feature, byte loads are
used to enter the 128 bytes of a sector to be programmed. The AT29LV512 can only be
programmed or reprogrammed using the software data protection feature. The device is
programmed on a sector basis. If a byte of data within the sector is to be changed, data
for the entire 128-byte sector must be loaded into the device. The AT29LV512 automatically does a sector erase prior to loading the data into the sector. An erase command is
not required.
Software data protection protects the device from inadvertent programming. A series of
three program commands to specific addresses with specific data must be presented to
the device before programming may occur. After writing the three-byte command
sequence (and after tWC), the entire device is protected. The same three program commands must begin each program operation. All software program commands must obey
the sector program timing specifications. Power transitions will not reset the software
data protection feature; however, the software feature will guard against inadvertent
program cycles during power transitions.
2
AT29LV512
0177M–05/02
AT29LV512
Any attempt to write to the device without the 3-byte command sequence will start the
internal write timers. No data will be written to the device; however, for the duration of
tWC, a read operation will effectively be a polling operation.
After the software data protection’s 3-byte command code is given, a byte load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively)
and OE high. The address is latched on the falling edge of CE or WE, whichever occurs
last. The data is latched by the first rising edge of CE or WE.
The 128 bytes of data must be loaded into each sector. Any byte that is not loaded during the programming of its sector will be erased to read FFh. Once the bytes of a sector
are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data byte has been loaded into the device, successive
bytes are entered in the same manner. Each new byte to be programmed must have its
high-to-low transition on WE (or CE) within 150 µs of the low-to-high transition of WE (or
CE) of the preceding byte. If a high-to-low transition is not detected within 150 µs of the
last low-to-high transition, the load period will end and the internal programming period
will start. A7 to A15 specify the sector address. The sector address must be valid during
each high-to-low transition of WE (or CE). A0 to A6 specify the byte address within the
sector. The bytes may be loaded in any order; sequential loading is not required. Once a
programming operation has been initiated, and for the duration of tWC, a read operation
will effectively be a polling operation.
HARDWARE DATA PROTECTION: Hardware features protect against inadvertent
programs to the AT29LV512 in the following ways: (a) VCC sense – if VCC is below 1.8V
(typical), the program function is inhibited; (b) VCC power on delay – once VCC has
reached the V CC sense level, the device will automatically time out 10 ms (typical)
before programming; (c) Program inhibit – holding any one of OE low, CE high or WE
high inhibits program cycles; and (d) Noise filter – pulses of less than 15 ns (typical) on
the WE or CE inputs will not initiate a program cycle.
INPUT LEVELS: While operating with a 3.3V ±10% power supply, the address inputs
and control inputs (OE, CE and WE) may be driven from 0 to 5.5V without adversely
affecting the operation of the device. The I/O lines can only be driven from 0 to 3.6 volts.
PRODUCT IDENTIFICATION: The product identification mode identifies the device
and manufacturer as Atmel. It may be accessed by hardware or software operation. The
hardware operation mode can be used by an external programmer to identify the correct
programming algorithm for the Atmel product. In addition, users may wish to use the
software product identification mode to identify the part (i.e., using the device code), and
have the system software use the appropriate sector size for program operations. In this
manner, the user can have a common board design for 256K to 4-megabit densities
and, with each density’s sector size in a memory map, have the system software apply
the appropriate sector size.
For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.
DATA POLLING: The AT29LV512 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result
in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may
begin at any time during the program cycle.
3
0177M–05/02
TOGGLE BIT: In addition to DATA polling the AT29LV512 provides another method
for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling
between one and zero. Once the program cycle has completed, I/O6 will stop toggling
and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.
OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a 6-byte
software code. Please see Software Chip Erase application note for details.
Absolute Maximum Ratings*
Temperature Under Bias................................ -55°C to +125°C
Storage Temperature ..................................... -65°C to +150°C
All Input Voltages (including NC Pins)
with Respect to Ground ...................................-0.6V to +6.25V
All Output Voltages
with Respect to Ground .............................-0.6V to VCC + 0.6V
*NOTICE:
Stresses beyond those listed under “Absolute
Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these or any
other conditions beyond those indicated in the
operational sections of this specification is not
implied. Exposure to absolute maximum rating
conditions for extended periods may affect
device reliability
Voltage on A9 (including NC Pins)
with Respect to Ground ...................................-0.6V to +13.5V
4
AT29LV512
0177M–05/02
AT29LV512
DC and AC Operating Range
Operating
Temperature (Case)
VCC Power Supply
Notes:
Com.
Ind.
(1)
AT29LV512-12
AT29LV512-15
AT29LV512-20
AT29LV512-25
0°C - 70°C
0°C - 70°C
0°C - 70°C
0°C - 70°C
-40°C - 85°C
-40°C - 85°C
-40°C - 85°C
-40°C - 85°C
3.3V ± 0.3V
3.3V ± 0.3V
3.3V ± 0.3V
3.3V ± 0.3V
1. After power is applied and VCC is at the minimum specified data sheet value, the system should wait 20 ms before an
operational mode is started.
2.
Not recommended for New Designs.
Operating Modes
Mode
CE
OE
WE
Ai
I/O
VIL
VIL
VIH
Ai
DOUT
VIL
VIH
VIL
Ai
DIN
VIH
(1)
X
X
X
High Z
Program Inhibit
X
X
VIH
Program Inhibit
X
VIL
X
Output Disable
X
VIH
X
VIL
VIL
VIH
Read
Program
(2)
Standby/Write Inhibit
High Z
Product Identification
Hardware
A1 - A15 = VIL, A9 = V H(3), A0 = VIL
Manufacturer Code(4)
A1 - A15 = VIL, A9 = VH(3), A0 = V IH
Device Code(4)
Software(5)
Notes:
1.
2.
3.
4.
5.
A0 = VIL
Manufacturer Code(4)
A0 = VIH
Device Code(4)
X can be VIL or V IH.
Refer to AC Programming Waveforms.
VH = 12.0V ± 0.5V.
Manufacturer Code is 1F. The Device Code is 3D.
See details under Software Product Identification Entry/Exit.
DC Characteristics
Symbol
Parameter
Condition
ILI
Input Load Current
ILO
ISB1
Min
Max
Units
VIN = 0V to VCC
1
µA
Output Leakage Current
VI/O = 0V to VCC
1
µA
VCC Standby Current CMOS
CE = V CC - 0.3V to VCC
Com.
40
µA
Ind.
50
µA
ISB2
VCC Standby Current TTL
CE = 2.0V to VCC
1
mA
ICC
VCC Active Current
f = 5 MHz; IOUT = 0 mA; VCC = 3.6V
15
mA
VIL
Input Low Voltage
0.6
V
VIH
Input High Voltage
VOL
Output Low Voltage
IOL = 1.6 mA; VCC = 3.0V
VOH
Output High Voltage
IOH = -100 µA; VCC = 3.0V
2.0
V
0.45
2.4
V
V
5
0177M–05/02
AC Read Characteristics
AT29LV512-12
Symbol
Parameter
tACC
Min
Max
AT29LV512-15
Min
Max
AT29LV512-20
Min
Max
AT29LV512-25
Min
Max
Units
Address to Output Delay
120
150
200
250
ns
(1)
CE to Output Delay
120
150
200
250
ns
tOE(2)
OE to Output Delay
0
50
0
70
0
100
0
120
ns
CE or OE to Output Float
0
30
0
40
0
50
0
60
ns
Output Hold from OE, CE or
Address, whichever occurred first
0
tCE
tDF
(3)(4)
tOH
Note:
0
0
0
ns
Not recommended for New Designs.
AC Read Waveforms(1)(2)(3)(4)
Notes:
1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC.
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change
without impact on tACC.
3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF).
4. This parameter is characterized and is not 100% tested.
Input Test Waveforms and Measurement Level
tR, t F < 5 ns
Output Test Load
6
AT29LV512
0177M–05/02
AT29LV512
Pin Capacitance
f = 1 MHz, T = 25°C(1)
Symbol
CIN
COUT
Note:
Typ
Max
Units
Conditions
4
6
pF
VIN = 0V
8
12
pF
VOUT = 0V
1. These parameters are characterized and not 100% tested.
AC Byte Load Characteristics
Symbol
Parameter
tAS, tOES
Address, OE Set-up Time
tAH
Address Hold Time
tCS
Min
Max
Units
0
ns
100
ns
Chip Select Set-up Time
0
ns
tCH
Chip Select Hold Time
0
ns
tWP
Write Pulse Width (WE or CE)
200
ns
tDS
Data Set-up Time
100
ns
tDH, tOEH
Data, OE Hold Time
10
ns
tWPH
Write Pulse Width High
200
ns
AC Byte Load Waveforms(1)(2)
WE Controlled
CE Controlled
7
0177M–05/02
Program Cycle Characteristics
Symbol
Parameter
tWC
Write Cycle Time
tAS
Address Set-up Time
tAH
Min
Max
Units
20
ms
0
ns
Address Hold Time
100
ns
tDS
Data Set-up Time
100
ns
tDH
Data Hold Time
10
ns
tWP
Write Pulse Width
200
ns
tBLC
Byte Load Cycle Time
tWPH
Write Pulse Width High
150
200
µs
ns
Software Protected Program Waveform(1)(2)(3)
Notes:
1. OE must be high when WE and CE are both low.
2. A7 through A15 must specify the sector address during each high-to-low transition of WE (or CE) after the software code
has been entered.
3. All bytes that are not loaded within the sector being programmed will be indeterminate.
Programming Algorithm(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
Notes:
8
LOAD DATA A0
TO
ADDRESS 5555
WRITES ENABLED
LOAD DATA
TO
SECTOR (128 BYTES)(3)
ENTER DATA
PROTECT STATE(2)
1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
2. Data Protect state will be re-activated at end of program cycle.
3. 128 bytes of data MUST BE loaded.
AT29LV512
0177M–05/02
AT29LV512
Data Polling Characteristics(1)
Symbol
Parameter
tDH
Data Hold Time
tOEH
OE Hold Time
Min
Max
OE to Output Delay
tWR
Write Recovery Time
Units
10
ns
10
ns
(2)
tOE
Notes:
Typ
ns
0
ns
1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
Data Polling Waveforms
Toggle Bit Characteristics(1)
Symbol
Parameter
tDH
Data Hold Time
tOEH
OE Hold Time
Min
OE to Output Delay
tOEHP
OE High Pulse
tWR
Write Recovery Time
Notes:
Max
Units
10
ns
10
ns
(2)
tOE
Typ
ns
150
ns
0
ns
1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
Toggle Bit Waveforms(1)(3)
Notes:
1. Toggling either OE or CE or both OE and CE will operate toggle bit.
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.
9
0177M–05/02
Software Product Identification Entry(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 90
TO
ADDRESS 5555
PAUSE 20 mS
Notes:
1.
2.
3.
4.
5.
ENTER PRODUCT
IDENTIFICATION
MODE(2)(3)(5)
Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex).
A1 - A15 = VIL. Manufacturer Code is read for A0 = VIL; Device Code is read for A0 = VIH.
The device does not remain in identification mode if powered down.
The device returns to standard operation mode.
Manufacturer Code is 1F. The Device Code is 3D.
Software Product Identification Exit(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA F0
TO
ADDRESS 5555
PAUSE 20 mS
10
EXIT PRODUCT
IDENTIFICATION
MODE(4)
AT29LV512
0177M–05/02
AT29LV512
Ordering Information
ICC (mA)
tACC
(ns)
Active
Standby
120
15
150
200
250
Note:
Ordering Code
Package
Operation Range
0.04
AT29LV512-12JC
AT29LV512-12TC
32J
32T
Commercial
(0° to 70°C)
15
0.05
AT29LV512-12JI
AT29LV512-12TI
32J
32T
Industrial
(-40° to 85°C)
15
0.04
AT29LV512-15JC
AT29LV512-15TC
32J
32T
Commercial
(0° to 70°C)
15
0.05
AT29LV512-15JI
AT29LV512-15TI
32J
32T
Industrial
(-40° to 85°C)
15
0.04
AT29LV512-20JC
AT29LV512-20TC
32J
32T
Commercial
(0° to 70°C)
15
0.05
AT29LV512-20JI
AT29LV512-20TI
32J
32T
Industrial
(-40° to 85°C)
15
0.04
AT29LV512-25JC
AT29LV512-25TC
32J
32T
Commercial
(0° to 70°C)
15
0.05
AT29LV512-25JI
AT29LV512-25TI
32J
32T
Industrial
(-40° to 85°C)
Not recommended for New Designs.
Package Type
32J
32-lead, Plastic J-leaded Chip Carrier (PLCC)
32T
32-lead, Thin Small Outline Package (TSOP)
11
0177M–05/02
Packaging Information
32J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
IDENTIFIER
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
E1
E2
B1
E
B
e
A2
D1
A1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
D2
Notes:
1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
SYMBOL
MIN
NOM
MAX
A
3.175
–
3.556
A1
1.524
–
2.413
A2
0.381
–
–
D
12.319
–
12.573
D1
11.354
–
11.506
D2
9.906
–
10.922
E
14.859
–
15.113
E1
13.894
–
14.046
E2
12.471
–
13.487
B
0.660
–
0.813
B1
0.330
–
0.533
e
NOTE
Note 2
Note 2
1.270 TYP
10/04/01
R
12
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)
DRAWING NO.
REV.
32J
B
AT29LV512
0177M–05/02
AT29LV512
32T – TSOP
PIN 1
0º ~ 8º
c
Pin 1 Identifier
D1 D
L
b
e
L1
A2
E
A
GAGE PLANE
SEATING PLANE
COMMON DIMENSIONS
(Unit of Measure = mm)
A1
MIN
NOM
MAX
A
–
–
1.20
A1
0.05
–
0.15
A2
0.95
1.00
1.05
D
19.80
20.00
20.20
D1
18.30
18.40
18.50
Note 2
E
7.90
8.00
8.10
Note 2
L
0.50
0.60
0.70
SYMBOL
Notes:
1. This package conforms to JEDEC reference MO-142, Variation BD.
2. Dimensions D1 and E do not include mold protrusion. Allowable
protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.
L1
0.25 BASIC
b
0.17
0.22
0.27
c
0.10
–
0.21
e
NOTE
0.50 BASIC
10/18/01
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline
Package, Type I (TSOP)
DRAWING NO.
REV.
32T
B
13
0177M–05/02
Atmel Headquarters
Atmel Operations
Corporate Headquarters
Memory
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600
Europe
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340
Microcontrollers
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
RF/Automotive
ASIC/ASSP/Smart Cards
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
© Atmel Corporation 2002.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty
which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors
which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does
not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted
by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical
components in life support devices or systems.
ATMEL ® is the registered trademarks of Atmel.
Other terms and product names may be the trademarks of others.
Printed on recycled paper.
0177M–05/02/xM
