Features
• Single Voltage Operation
•
•
•
•
•
•
•
•
•
– 5V Read
– 5V Reprogramming
Fast Read Access Time – 55 ns
Internal Program Control and Timer
Sector Architecture
– One 16K Bytes Boot Block with Programming Lockout
– Two 8K Bytes Parameter Blocks
– Two Main Memory Blocks (32K, 64K Bytes)
Fast Erase Cycle Time – 10 Seconds
Byte-by-byte Programming – 10 µs/Byte Typical
Hardware Data Protection
DATA Polling for End of Program Detection
Low Power Dissipation
– 50 mA Active Current
– 100 µA CMOS Standby Current
Typical 10,000 Write Cycles
1-megabit
(128K x 8)
5-volt Only
Flash Memory
Description
The AT49F001(N)(T) is a 5-volt only in-system reprogrammable Flash memory. Its
1 megabit of memory is organized as 131,072 words by 8 bits. Manufactured with
Atmel’s advanced nonvolatile CMOS technology, the device offers access times to
DIP Top View
Pin Configurations
Pin Name
Function
A0 - A16
Addresses
CE
Chip Enable
OE
Output Enable
WE
Write Enable
RESET
RESET
I/O0 - I/O7
Data Inputs/Outputs
NC
No Connect
DC
Don’t Connect
A12
A15
A16
RESET *
VCC
WE
NC
4
3
2
1
32
31
30
29
28
27
26
25
24
23
22
21
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
VCC
WE
NC
A14
A13
A8
A9
A11
OE
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
A14
A13
A8
A9
A11
OE
A10
CE
I/O7
A11
A9
A8
A13
A14
NC
WE
VCC
* RESET
A16
A15
A12
A7
A6
A5
A4
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
OE
A10
CE
I/O7
I/O6
I/O5
I/O4
I/O3
GND
I/O2
I/O1
I/O0
A0
A1
A2
A3
I/O1
I/O2
GND
I/O3
I/O4
I/O5
I/O6
14
15
16
17
18
19
20
5
6
7
8
9
10
11
12
13
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
VSOP Top View (8 x 14 mm) or
TSOP Top View (8 x 20 mm)
Type 1
PLCC Top View
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
* RESET
A16
A15
A12
A7
A6
A5
A4
A3
A2
A1
A0
I/O0
I/O1
I/O2
GND
AT49F001
AT49F001N
AT49F001T
AT49F001NT
Rev. 1008D–FLASH–2/03
Note:
*This pin is a DC on the AT49F001N(T).
1
55 ns with power dissipation of just 275 mW over the commercial temperature range. When
the device is deselected, the CMOS standby current is less than 100 µA. For the
AT49F001N(T) pin 1 for the DIP and PLCC packages and pin 9 for the TSOP package are
don’t connect pins.
To allow for simple in-system reprogrammability, the AT49F001(N)(T) does not require high
input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an
EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the
AT49F001(N)(T) is performed by erasing a block of data and then programming on a byte-bybyte basis. The byte programming time is a fast 50 µs. The end of a program cycle can be
optionally detected by the DATA polling feature. Once the end of a byte program cycle has
been detected, a new access for a read or program can begin. The typical number of program
and erase cycles is in excess of 10,000 cycles.
The device is erased by executing the erase command sequence; the device internally controls the erase operations. There are two 8K bytes parameter block sections and two main
memory blocks.
The device has the capability to protect the data in the boot block; this feature is enabled by a
command sequence. The 16-Kbyte boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and
when the feature is enabled, the boot sector is protected from being reprogrammed.
In the AT49F001(N)(T), once the boot block programming lockout feature is enabled, the contents of the boot block are permanent and cannot be changed. In the AT49F001(T), once the
boot block programming lockout feature is enabled, the contents of the boot block cannot be
changed with input voltage levels of 5.5 volts or less.
Block Diagram
AT49F001(N)
DATA INPUTS/OUTPUTS
I/O7 - I/O0
VCC
GND
OE
WE
CE
RESET
8
CONTROL
LOGIC
Y DECODER
ADDRESS
INPUTS
AT49F001(N)T
DATA INPUTS/OUTPUTS
I/O7 - I/O0
8
INPUT/OUTPUT
BUFFERS
INPUT/OUTPUT
BUFFERS
PROGRAM
DATA LATCHES
PROGRAM
DATA LATCHES
Y-GATING
Y-GATING
1FFFF
X DECODER
MAIN MEMORY
BLOCK 2
(64K BYTES)
MAIN MEMORY
BLOCK 1
(32K BYTES)
PARAMETER
BLOCK 2
(8K BYTES)
PARAMETER
BLOCK 1
(8K BYTES)
BOOT BLOCK
(16K BYTES)
10000
0FFFF
08000
07FFF
06000
05FFF
04000
03FFF
00000
2
1FFFF
BOOT BLOCK
(16K BYTES)
PARAMETER
BLOCK 1
(8K BYTES)
PARAMETER
BLOCK 2
(8K BYTES)
MAIN MEMORY
BLOCK 1
(32K BYTES)
MAIN MEMORY
BLOCK 2
(64K BYTES)
1C000
1BFFF
1A000
19FFF
18000
17FFF
10000
0FFFF
00000
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
Device
Operation
READ: The AT49F001(N)(T) is accessed like an EPROM. When CE and OE are low and WE
is high, the data stored at the memory location determined by the address pins is asserted on
the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This
dual-line control gives designers flexibility in preventing bus contention.
COMMAND SEQUENCES: When the device is first powered on, it will be reset to the read or
standby mode depending upon the state of the control line inputs. In order to perform other
device functions, a series of command sequences are entered into the device. The command
sequences are shown in the Command Definitions table. The command sequences are written
by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high.
The address is latched on the falling edge of CE or WE, whichever occurs last. The data is
latched by the first rising edge of CE or WE. Standard microprocessor write timings are used.
The address locations used in the command sequences are not affected by entering the command sequences.
RESET: A RESET input pin is provided to ease some system applications. When RESET is at
a logic high level, the device is in its standard operating mode. A low level on the RESET input
halts the present device operation and puts the outputs of the device in a high inpendance
state. If the RESET pin makes a high-to-low transition during a program or erase operation,
the operation may not be successfully completed and the operation will have to be repeated
after a high level is applied to the RESET pin. When a high level is reasserted on the RESET
pin, the device returns to the read or standby mode, depending upon the state of the control
inputs. By applying a 12V ± 0.5V input signal to the RESET pin, the boot block array can be
reprogrammed even if the boot block lockout feature has been enabled (see Boot Block Programming Lockout Override section). The RESET feature is not available for the
AT49F001N(T).
ERASURE: Before a byte can be reprogrammed, the main memory block or parameter block
which contains the byte must be erased. The erased state of the memory bits is a logical “1”.
The entire device can be erased at one time by using a 6-byte software code. The software
chip erase code consists of 6-byte load commands to specific address locations with a specific
data pattern (please refer to the Chip Erase Cycle Waveforms).
After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole
chip is tEC. If the boot block lockout feature has been enabled, the data in the boot sector will
not be erased.
CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function will erase
Parameter Block 1, Parameter Block 2, Main Memory Block 1, and Main Memory Block 2 but
not the boot block. If the Boot Block Lockout has not been enabled, the Chip Erase function
will erase the entire chip. After the full chip erase the device will return back to read mode. Any
command during chip erase will be ignored.
3
1008D–FLASH–2/03
SECTOR ERASE: As an alternative to a full chip erase, the device is organized into sectors
that can be individually erased. There are two 8-Kbyte parameter block sections and two main
memory blocks. The 8-Kbyte parameter block sections can be independently erased and
reprogrammed. The two main memory sections are designed to be used as alternative memory sectors. That is, whenever one of the blocks has been erased and reprogrammed, the
other block should be erased and reprogrammed before the first block is again erased. The
Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge
of WE. The sector erase starts after the rising edge of WE of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion.
BYTE PROGRAMMING: Once the memory array is erased, the device is programmed (to a
logical “0”) on a byte-by-byte basis. Please note that a data “0” cannot be programmed back to
a “1”; only erase operations can convert “0”s to “1”s. Programming is accomplished via the
internal device command register and is a 4 bus cycle operation (please refer to the Command
Definitions table). The device will automatically generate the required internal program pulses.
The program cycle has addresses latched on the falling edge of WE or CE, whichever occurs
last, and the data latched on the rising edge of WE or CE, whichever occurs first. Programming is completed after the specified tBP cycle time. The DATA polling feature may also be
used to indicate the end of a program cycle.
BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has
a programming lockout feature. This feature prevents programming of data in the designated
block once the feature has been enabled. The size of the block is 16K bytes. This block,
referred to as the boot block, can contain secure code that is used to bring up the system.
Enabling the lockout feature will allow the boot code to stay in the device while data in the rest
of the device is updated. This feature does not have to be activated; the boot block’s usage as
a write protected region is optional to the user. The address range of the boot block is 00000
to 03FFF for the AT49F001(N) while the address range of the boot block is 1C000 to 1FFFF
for the AT49F001(N)T.
Once the feature is enabled, the data in the boot block can no longer be erased or programmed with input voltage levels of 5.5V or less. Data in the main memory block can still be
changed through the regular programming method. To activate the lockout feature, a series of
six program commands to specific addresses with specific data must be performed. Please
refer to the Command Definitions table.
BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product
identification mode (see Software Product Identification Entry and Exit sections) a read from
address location 00002H will show if programming the boot block is locked out for the
AT49F001(N) and a read from address 1C002H will show if programming the boot block is
locked out for the AT49F001(N)T. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been activated and the
block cannot be programmed. The software product identification exit code should be used to
return to standard operation.
4
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
BOOT BLOCK PROGRAMMING LOCKOUT OVERRIDE: The user can override the boot
block programming lockout by taking the RESET pin to 12 volts. By doing this, protected boot
block data can be altered through a chip erase, sector erase or word programming. When the
RESET pin is brought back to TTL levels the boot block programming lockout feature is again
active. This feature is not available on the AT49F001N(T).
PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware
operation mode can be used by an external programmer to identify the correct programming
algorithm for the Atmel product.
For details, see Operating Modes (for hardware operation) or Software Product Identification.
The manufacturer and device code is the same for both modes.
DATA POLLING: The AT49F001(N)(T) features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the
complement of the loaded data on I/O7. Once the program cycle has been completed, true
data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time
during the program cycle.
TOGGLE BIT: In addition to DATA polling the AT49F001(N)(T) provides another method for
determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and
zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be
read. Examining the toggle bit may begin at any time during a program cycle.
HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs
to the AT49F001(N)(T) in the following ways: (a) VCC sense: if VCC is below 3.8V (typical), the
program function is inhibited. (b) Program inhibit: holding any one of OE low, CE high or WE
high inhibits program cycles. (c) Noise filter: pulses of less than 15 ns (typical) on the WE or
CE inputs will not initiate a program cycle.
5
1008D–FLASH–2/03
Command Definition (in Hex)(1)
Command
Sequence
1st Bus
Cycle
Bus
Cycles
Addr
Data
Read
1
Addr
DOUT
Chip Erase
6
5555
AA
Sector Erase
2nd Bus
Cycle
3rd Bus
Cycle
4th Bus
Cycle
Data
Addr
Data
Addr
Data
Addr
Data
Addr
Data
2AAA
55
5555
80
5555
AA
2AAA
55
5555
10
2AAA
55
SA
(4)
30
2AAA
55
5555
40
5555
AA
2AAA
55
5555
80
5555
AA
4
5555
AA
2AAA
55
5555
A0
Addr
DIN
6
5555
AA
2AAA
55
5555
80
5555
AA
Product ID Entry
3
5555
AA
2AAA
55
5555
90
(3)
Product ID Exit
3
5555
AA
2AAA
55
5555
F0
Product ID Exit(3)
1
XXXX
F0
Boot Block Lockout
Notes:
(2)
6th Bus
Cycle
Addr
6
Byte Program
5th Bus
Cycle
1. The DATA FORMAT in each bus cycle is as follows: I/O7 - I/O0 (Hex)
2. The 16K byte boot sector has the address range 00000H to 03FFFH for the AT49F001(N) and
1C000H to 1FFFFH for the AT49F001(N)T.
3. Either one of the Product ID Exit commands can be used.
4. SA = sector addresses
For the AT49F001(N):
SA = 00000 to 03FFF for BOOT BLOCK
Nothing will happen and the device goes back to the read mode in 100 ns
SA = 04000 to 05FFF for PARAMETER BLOCK 1
SA = 06000 to 07FFF for PARAMETER BLOCK 2
SA = 08000 to 0FFFF for MAIN MEMORY ARRAY BLOCK 1
This command will erase - PB1, PB2 and MMB1
SA = 10000 to 1FFFF for MAIN MEMORY ARRAY BLOCK 2
For the AT49F001(N)T:
SA = 1C000 to 1FFFF for BOOT BLOCK
Nothing will happen and the device goes back to the read mode in 100 ns
SA = 1A000 to 1BFFF for PARAMETER BLOCK 1
SA = 18000 to 19FFF for PARAMETER BLOCK 2
SA = 10000 to 17FFF for MAIN MEMORY ARRAY BLOCK 1
This command will erase - PB1, PB2 and MMB1
SA = 00000 to 0FFFF for MAIN MEMORY ARRAY BLOCK 2
Absolute Maximum Ratings*
Temperature Under Bias................................ -55°C to +125°C
Storage Temperature ..................................... -65°C to +150°C
All Input Voltages
(including NC Pins)
with Respect to Ground ...................................-0.6V to +6.25V
*NOTICE:
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to
absolute maximum rating conditions for extended
periods may affect device reliability.
All Output Voltages
with Respect to Ground .............................-0.6V to VCC + 0.6V
Voltage on OE
with Respect to Ground ...................................-0.6V to +13.5V
6
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
DC and AC Operating Range
Operating
Temperature (Case)
AT49F001(N)(T)-55
AT49F001(N)(T)-70
AT49F001(N)(T)-90
AT49F001(N)(T)-12
0°C - 70°C
0°C - 70°C
0°C - 70°C
0°C - 70°C
-40°C - 85°C
-40°C - 85°C
-40°C - 85°C
-40°C - 85°C
5V ± 10%
5V ± 10%
5V ± 10%
5V ± 10%
Com.
Ind.
VCC Power Supply
Operating Modes
Mode
Read
Program/Erase
(2)
Standby/Write Inhibit
CE
OE
WE
RESET(6)
Ai
VIL
VIL
VIH
VIH
Ai
DOUT
VIL
VIH
VIL
VIH
Ai
DIN
X
VIH
X
High Z
VIH
X
(1)
Program Inhibit
X
X
VIH
VIH
Program Inhibit
X
VIL
X
VIH
Output Disable
X
VIH
X
VIH
Reset
X
X
X
VIL
VIL
VIL
VIH
I/O
High Z
X
High Z
Product Identification
Hardware
Software(5)
Notes:
1.
2.
3.
4.
5.
6.
A1 - A16 = VIL, A9 = VH,(3) A0 = VIL
Manufacturer Code(4)
A1 - A16 = VIL, A9 = VH,(3) A0 = VIH
Device Code(4)
A0 = VIL, A1 - A16=VIL
Manufacturer Code(4)
A0 = VIH, A1 - A16=VIL
Device Code(4)
X can be VIL or VIH.
Refer to AC Programming Waveforms.
VH = 12.0V ± 0.5V.
Manufacturer Code: 1FH, Device Code: 05H - AT49F001(N), 04H - AT49F001(N)T
See details under Software Product Identification Entry/Exit.
This pin is not available on the AT49F001N(T).
DC Characteristics
Symbol
Parameter
Condition
ILI
Input Load Current
ILO
Max
Units
VIN = 0V to VCC
10
µA
Output Leakage Current
VI/O = 0V to VCC
10
µA
Com.
100
µA
ISB1
VCC Standby Current CMOS
CE = VCC - 0.3V to VCC
Ind.
300
µA
ISB2
VCC Standby Current TTL
CE = 2.0V to VCC
3
mA
ICC(1)
VCC Active Current
f = 5 MHz; IOUT = 0 mA
50
mA
VIL
Input Low Voltage
0.8
V
VIH
Input High Voltage
VOL
Output Low Voltage
IOL = 2.1 mA
VOH1
Output High Voltage
IOH = -400 µA
2.4
V
VOH2
Output High Voltage CMOS
IOH = -100 µA; VCC = 4.5V
4.2
V
Note:
Min
2.0
V
0.45
V
1. In the erase mode, ICC is 90 mA.
7
1008D–FLASH–2/03
AC Read Characteristics
AT49F001(N)(T)-55
Min
Max
AT49F001(N)(T)-70
Min
AT49F001(N)(T)-90
Symbol
Parameter
Max
Min
tACC
Address to Output Delay
55
70
tCE(1)
CE to Output Delay
55
70
tOE(2)
OE to Output Delay
0
30
0
35
0
40
tDF(3)(4)
CE or OE to Output Float
0
25
0
25
0
25
tOH
Output Hold from OE, CE
or Address, whichever
occurred first
0
0
0
Max
AT49F001(N)(T)-12
Min
Max
Units
90
120
ns
90
120
ns
0
50
ns
0
30
ns
0
ns
AC Read Waveforms (1)(2)(3)(4)
ADDRESS
ADDRESS
VALID
CE
OE
tCE
tOE
t DF
tACC
OUTPUT
Notes:
8
HIGH Z
tOH
OUTPUT
VALID
1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC.
2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change
without impact on tACC.
3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF).
4. This parameter is characterized and is not 100% tested.
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
Input Test Waveform and Measurement Level
tR, tF < 5 ns
Output Load Test
55 ns
70/90/120 ns
5.0V
5.0V
1.3K
1.8K
OUTPUT
PIN
30 pF
1.8K
1.3K
OUTPUT
PIN
100 pF
Pin Capacitance
f = 1 MHz, T = 25°C(1)
Symbol
Typ
Max
Units
Conditions
CIN
4
6
pF
VIN = 0V
COUT
8
12
pF
VOUT = 0V
Note:
1. This parameter is characterized and is not 100% tested.
9
1008D–FLASH–2/03
AC Byte Load Characteristics
Symbol
Parameter
Min
Max
Units
tAS, tOES
Address, OE Set-up Time
0
ns
tAH
Address Hold Time
50
ns
tCS
Chip Select Set-up Time
0
ns
tCH
Chip Select Hold Time
0
ns
tWP
Write Pulse Width (WE or CE)
90
ns
tDS
Data Set-up Time
50
ns
tDH, tOEH
Data, OE Hold Time
0
ns
tWPH
Write Pulse Width High
90
ns
AC Byte Load Waveforms
WE Controlled
OE
tOES
tOEH
ADDRESS
CE
WE
tAS
tAH
tCH
tCS
tWPH
tWP
tDH
tDS
DATA IN
CE Controlled
OE
tOES
tOEH
ADDRESS
tAS
tAH
tCH
WE
tCS
CE
tWPH
tWP
tDS
tDH
DATA IN
10
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
Program Cycle Characteristics
Symbol
Parameter
Min
Typ
Max
Units
tBP
Byte Programming Time
10
50
µs
tAS
Address Set-up Time
0
ns
tAH
Address Hold Time
50
ns
tDS
Data Set-up Time
50
ns
tDH
Data Hold Time
0
ns
tWP
Write Pulse Width
90
ns
tWPH
Write Pulse Width High
90
ns
tEC
Erase Cycle Time
10
seconds
Program Cycle Waveforms
PROGRAM CYCLE
OE
CE
tWP
tBP
tWPH
WE
tAS
A0-A16
tAH
tDH
5555
5555
2AAA
ADDRESS
tDS
DATA
55
AA
INPUT
DATA
A0
Sector or Chip Erase Cycle Waveforms
OE
(1)
CE
tWP
tWPH
WE
tAS
A0-A16
tAH
tDH
5555
5555
2AAA
5555
Note 2
2AAA
tEC
tDS
DATA
Notes:
AA
55
80
AA
55
Note 3
BYTE 0
BYTE 1
BYTE 2
BYTE 3
BYTE 4
BYTE 5
1. OE must be high only when WE and CE are both low.
2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased.
(See note 4 under command definitions.)
3. For chip erase, the data should be 10H, and for sector erase, the data should be 30H.
11
1008D–FLASH–2/03
Data Polling Characteristics(1)
Symbol
Parameter
Min
tDH
Data Hold Time
10
ns
tOEH
OE Hold Time
10
ns
Max
(2)
tOE
OE to Output Delay
tWR
Write Recovery Time
Notes:
Typ
Units
ns
0
ns
1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
Data Polling Waveforms
WE
CE
tOEH
OE
tDH
tOE
I/O7
A0-A16
An
tWR
HIGH Z
An
An
An
An
Toggle Bit Characteristics(1)
Symbol
Parameter
Min
tDH
Data Hold Time
10
ns
tOEH
OE Hold Time
10
ns
(2)
tOE
OE to Output Delay
tOEHP
OE High Pulse
tWR
Write Recovery Time
Notes:
Typ
Max
Units
ns
150
ns
0
ns
1. These parameters are characterized and not 100% tested.
2. See tOE spec in AC Read Characteristics.
Toggle Bit Waveforms(1)(2)(3)
WE
CE
tOEH
tOEHP
OE
tDH
I/O6
Notes:
12
tOE
HIGH Z
tWR
1. Toggling either OE or CE or both OE and CE will operate toggle bit. The tOEHP specification must be met by the toggling
input(s).
2. Beginning and ending state of I/O6 will vary.
3. Any address location may be used but the address should not vary.
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
Software Product Identification Entry(1)
Boot Block Lockout
Feature Enable Algorithm(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 55
TO
ADDRESS 2AAA
LOAD DATA 80
TO
ADDRESS 5555
LOAD DATA 90
TO
ADDRESS 5555
LOAD DATA AA
TO
ADDRESS 5555
ENTER PRODUCT
IDENTIFICATION
MODE(2)(3)(5)
LOAD DATA 55
TO
ADDRESS 2AAA
Software Product Identification Exit(1)
LOAD DATA AA
TO
ADDRESS 5555
LOAD DATA 55
TO
ADDRESS 2AAA
OR
LOAD DATA 40
TO
ADDRESS 5555
LOAD DATA F0
TO
ANY ADDRESS
EXIT PRODUCT
IDENTIFICATION
MODE(4)
LOAD DATA F0
TO
ADDRESS 5555
PAUSE 1 second(2)
Notes:
1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. Boot block lockout feature enabled.
EXIT PRODUCT
IDENTIFICATION
MODE(4)
Notes:
1. Data Format: I/O7 - I/O0 (Hex);
Address Format: A14 - A0 (Hex).
2. A1 - A16 = VIL.
Manufacture Code is read for A0 = VIL;
Device Code is read for A0 = VIH.
3. The device does not remain in identification mode if
powered down.
4. The device returns to standard operation mode.
5. Manufacturer Code: 1FH
Device Code: 05H - AT49F001(N)
04H - AT49F001(N)T
13
1008D–FLASH–2/03
AT49F001 Ordering Information
ICC (mA)
tACC
(ns)
Active
Standby
Ordering Code
Package
55
50
0.1
AT49F001-55JC
AT49F001-55PC
AT49F001-55TC
AT49F001-55VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001-55JI
AT49F001-55PI
AT49F001-55TI
AT49F001-55VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001-70JC
AT49F001-70PC
AT49F001-70TC
AT49F001-70VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001-70JI
AT49F001-70PI
AT49F001-70TI
AT49F001-70VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001-90JC
AT49F001-90PC
AT49F001-90TC
AT49F001-90VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001-90JI
AT49F001-90PI
AT49F001-90TI
AT49F001-90VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001-12JC
AT49F001-12PC
AT49F001-12TC
AT49F001-12VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001-12JI
AT49F001-12PI
AT49F001-12TI
AT49F001-12VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
70
90
120
Operation Range
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32P6
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32T
32-lead, Plastic Thin Small Outline Package (TSOP)
32V
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
14
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
AT49F001N Ordering Information
ICC (mA)
tACC
(ns)
Active
Standby
55
50
70
90
120
Ordering Code
Package
Operation Range
0.1
AT49F001N-55JC
AT49F001N-55PC
AT49F001N-55TC
AT49F001N-55VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001N-55JI
AT49F001N-55PI
AT49F001N-55TI
AT49F001N-55VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001N-70JC
AT49F001N-70PC
AT49F001N-70TC
AT49F001N-70VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001N-70JI
AT49F001N-70PI
AT49F001N-70TI
AT49F001N-70VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001N-90JC
AT49F001N-90PC
AT49F001N-90TC
AT49F001N-90VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001N-90JI
AT49F001N-90PI
AT49F001N-90TI
AT49F001N-90VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001N-12JC
AT49F001N-12PC
AT49F001N-12TC
AT49F001N-12VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001N-12JI
AT49F001N-12PI
AT49F001N-12TI
AT49F001N-12VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32P6
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32T
32-lead, Plastic Thin Small Outline Package (TSOP)
32V
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
15
1008D–FLASH–2/03
AT49F001T Ordering Information
ICC (mA)
tACC
(ns)
Active
Standby
55
50
70
90
120
Ordering Code
Package
Operation Range
0.1
AT49F001T-55JC
AT49F001T-55PC
AT49F001T-55TC
AT49F001T-55VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001T-55JI
AT49F001T-55PI
AT49F001T-55TI
AT49F001T-55VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001T-70JC
AT49F001T-70PC
AT49F001T-70TC
AT49F001T-70VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001T-70JI
AT49F001T-70PI
AT49F001T-70TI
AT49F001T-70VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001T-90JC
AT49F001T-90PC
AT49F001T-90TC
AT49F001T-90VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001T-90JI
AT49F001T-90PI
AT49F001T-90TI
AT49F001T-90VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001T-12JC
AT49F001T-12PC
AT49F001T-12TC
AT49F001T-12VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001T-12JI
AT49F001T-12PI
AT49F001T-12TI
AT49F001T-12VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32P6
32-lead, 0.600" Wide, Plastic Dual Inline Package (PDIP)
32T
32-lead, Plastic Thin Small Outline Package (TSOP)
32V
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
16
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
AT49F001NT Ordering Information
tACC
(ns)
55
70
90
120
ICC (mA)
Ordering Code
Package
Operation Range
50
0.1
AT49F001NT-55JC
AT49F001NT-55PC
AT49F001NT-55TC
AT49F001NT-55VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001NT-55JI
AT49F001NT-55PI
AT49F001NT-55TI
AT49F001NT-55VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001NT-70JC
AT49F001NT-70PC
AT49F001NT-70TC
AT49F001NT-70VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001NT-70JI
AT49F001NT-70PI
AT49F001NT-70TI
AT49F001NT-70VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001NT-90JC
AT49F001NT-90PC
AT49F001NT-90TC
AT49F001NT-90VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001NT-90JI
AT49F001NT-90PI
AT49F001NT-90TI
AT49F001NT-90VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
50
0.1
AT49F001NT-12JC
AT49F001NT-12PC
AT49F001NT-12TC
AT49F001NT-12VC
32J
32P6
32T
32V
Commercial
(0° to 70° C)
50
0.3
AT49F001NT-12JI
AT49F001NT-12PI
AT49F001NT-12TI
AT49F001NT-12VI
32J
32P6
32T
32V
Industrial
(-40° to 85° C)
Package Type
32J
32-lead, Plastic, J-leaded Chip Carrier Package (PLCC)
32P6
32-lead, 0.600" Wide, Plastic Dual In-line Package (PDIP)
32T
32-lead, Plastic Thin Small Outline Package (TSOP)
32V
32-lead, Plastic Thin Small Outline Package (VSOP) (8 x 14 mm)
17
1008D–FLASH–2/03
Packaging Information
32J – PLCC
1.14(0.045) X 45˚
PIN NO. 1
IDENTIFIER
1.14(0.045) X 45˚
0.318(0.0125)
0.191(0.0075)
E1
E2
B1
E
B
e
A2
D1
A1
D
A
0.51(0.020)MAX
45˚ MAX (3X)
COMMON DIMENSIONS
(Unit of Measure = mm)
D2
Notes:
1. This package conforms to JEDEC reference MS-016, Variation AE.
2. Dimensions D1 and E1 do not include mold protrusion.
Allowable protrusion is .010"(0.254 mm) per side. Dimension D1
and E1 include mold mismatch and are measured at the extreme
material condition at the upper or lower parting line.
3. Lead coplanarity is 0.004" (0.102 mm) maximum.
SYMBOL
MIN
NOM
MAX
A
3.175
–
3.556
A1
1.524
–
2.413
A2
0.381
–
–
D
12.319
–
12.573
D1
11.354
–
11.506
D2
9.906
–
10.922
E
14.859
–
15.113
E1
13.894
–
14.046
E2
12.471
–
13.487
B
0.660
–
0.813
B1
0.330
–
0.533
e
NOTE
Note 2
Note 2
1.270 TYP
10/04/01
R
18
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32J, 32-lead, Plastic J-leaded Chip Carrier (PLCC)
DRAWING NO.
REV.
32J
B
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
32P6 – PDIP
D
PIN
1
E1
A
SEATING PLANE
A1
L
B
B1
e
E
0º ~ 15º
C
COMMON DIMENSIONS
(Unit of Measure = mm)
REF
MIN
NOM
MAX
A
–
–
4.826
A1
0.381
–
–
D
41.783
–
42.291
E
15.240
–
15.875
E1
13.462
–
13.970
B
0.356
–
0.559
B1
1.041
–
1.651
L
3.048
–
3.556
C
0.203
–
0.381
eB
15.494
–
17.526
SYMBOL
eB
Note:
1. Dimensions D and E1 do not include mold Flash or Protrusion.
Mold Flash or Protrusion shall not exceed 0.25 mm (0.010").
e
NOTE
Note 1
Note 1
2.540 TYP
09/28/01
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32P6, 32-lead (0.600"/15.24 mm Wide) Plastic Dual
Inline Package (PDIP)
DRAWING NO.
32P6
REV.
B
19
1008D–FLASH–2/03
32T – TSOP
PIN 1
0º ~ 8º
c
Pin 1 Identifier
D1 D
L
b
e
L1
A2
E
A
GAGE PLANE
SEATING PLANE
COMMON DIMENSIONS
(Unit of Measure = mm)
A1
MIN
NOM
MAX
A
–
–
1.20
A1
0.05
–
0.15
A2
0.95
1.00
1.05
D
19.80
20.00
20.20
D1
18.30
18.40
18.50
Note 2
E
7.90
8.00
8.10
Note 2
L
0.50
0.60
0.70
SYMBOL
Notes:
1. This package conforms to JEDEC reference MO-142, Variation BD.
2. Dimensions D1 and E do not include mold protrusion. Allowable
protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.
L1
0.25 BASIC
b
0.17
0.22
0.27
c
0.10
–
0.21
e
NOTE
0.50 BASIC
10/18/01
R
20
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32T, 32-lead (8 x 20 mm Package) Plastic Thin Small Outline
Package, Type I (TSOP)
DRAWING NO.
REV.
32T
B
AT49F001(N(T)
1008D–FLASH–2/03
AT49F001(N(T)
32V – VSOP
PIN 1
0º ~ 8º
c
Pin 1 Identifier
D1 D
L
b
e
L1
A2
E
A
GAGE PLANE
SEATING PLANE
COMMON DIMENSIONS
(Unit of Measure = mm)
A1
MIN
NOM
MAX
A
–
–
1.20
A1
0.05
–
0.15
A2
0.95
1.00
1.05
D
13.80
14.00
14.20
D1
12.30
12.40
12.50
Note 2
E
7.90
8.00
8.10
Note 2
L
0.50
0.60
0.70
SYMBOL
Notes:
1. This package conforms to JEDEC reference MO-142, Variation BA.
2. Dimensions D1 and E do not include mold protrusion. Allowable
protrusion on E is 0.15 mm per side and on D1 is 0.25 mm per side.
3. Lead coplanarity is 0.10 mm maximum.
L1
0.25 BASIC
b
0.17
0.22
0.27
c
0.10
–
0.21
e
NOTE
0.50 BASIC
10/18/01
R
2325 Orchard Parkway
San Jose, CA 95131
TITLE
32V, 32-lead (8 x 14 mm Package) Plastic Thin Small Outline
Package, Type I (VSOP)
DRAWING NO.
REV.
32V
B
21
1008D–FLASH–2/03
Atmel Headquarters
Atmel Operations
Corporate Headquarters
Memory
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600
Europe
Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500
Asia
Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimshatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369
Japan
9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314
RF/Automotive
Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340
Microcontrollers
2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314
La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60
ASIC/ASSP/Smart Cards
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Biometrics/Imaging/Hi-Rel MPU/
High Speed Converters/RF Datacom
Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80
Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01
1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759
Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
© Atmel Corporation 2003.
Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company’s standard warranty
which is detailed in Atmel’s Terms and Conditions located on the Company’s web site. The Company assumes no responsibility for any errors
which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does
not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted
by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel’s products are not authorized for use as critical
components in life support devices or systems.
Atmel ® is the registered trademark of Atmel.
Other terms and product names may be the trademarks of others.
Printed on recycled paper.
1008D–FLASH–2/03
xM