ATMEGA1280-16AU

Atmel ATmega640/V-1280/V-1281/V-2560/V-2561/V 8-bit Atmel Microcontroller with 16/32/64KB In-System Programmable Flash SUMMARY Features • • • High Performance, Low Power Atmel® AVR® 8-Bit Microcontroller Advanced RISC Architecture – 135 Powerful Instructions – Most Single Clock Cycle Execution – 32 × 8 General Purpose Working Registers – Fully Static Operation – Up to 16 MIPS Throughput at 16MHz – On-Chip 2-cycle Multiplier High Endurance Non-volatile Memory Segments – 64K/128K/256KBytes of In-System Self-Programmable Flash – 4Kbytes EEPROM – 8Kbytes Internal SRAM – Write/Erase Cycles:10,000 Flash/100,000 EEPROM – Data retention: 20 years at 85C/ 100 years at 25C – Optional Boot Code Section with Independent Lock Bits • In-System Programming by On-chip Boot Program • True Read-While-Write Operation – Programming Lock for Software Security • • Endurance: Up to 64Kbytes Optional External Memory Space Atmel® QTouch® library support – Capacitive touch buttons, sliders and wheels – QTouch and QMatrix acquisition – Up to 64 sense channels • JTAG (IEEE® std. 1149.1 compliant) Interface – Boundary-scan Capabilities According to the JTAG Standard – Extensive On-chip Debug Support – Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface • Peripheral Features – – – – – – – – – – – – – • Special Microcontroller Features – – – – • Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode Four 16-bit Timer/Counter with Separate Prescaler, Compare- and Capture Mode Real Time Counter with Separate Oscillator Four 8-bit PWM Channels Six/Twelve PWM Channels with Programmable Resolution from 2 to 16 Bits (ATmega1281/2561, ATmega640/1280/2560) Output Compare Modulator 8/16-channel, 10-bit ADC (ATmega1281/2561, ATmega640/1280/2560) Two/Four Programmable Serial USART (ATmega1281/2561, ATmega640/1280/2560) Master/Slave SPI Serial Interface Byte Oriented 2-wire Serial Interface Programmable Watchdog Timer with Separate On-chip Oscillator On-chip Analog Comparator Interrupt and Wake-up on Pin Change Power-on Reset and Programmable Brown-out Detection Internal Calibrated Oscillator External and Internal Interrupt Sources Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby I/O and Packages – – – – 54/86 Programmable I/O Lines (ATmega1281/2561, ATmega640/1280/2560) 64-pad QFN/MLF, 64-lead TQFP (ATmega1281/2561) 100-lead TQFP, 100-ball CBGA (ATmega640/1280/2560) RoHS/Fully Green • Temperature Range: • Ultra-Low Power Consumption – -40C to 85C Industrial – Active Mode: 1MHz, 1.8V: 500µA – Power-down Mode: 0.1µA at 1.8V • Speed Grade: – ATmega640V/ATmega1280V/ATmega1281V: • 0 - 4MHz @ 1.8V - 5.5V, 0 - 8MHz @ 2.7V - 5.5V – ATmega2560V/ATmega2561V: • 0 - 2MHz @ 1.8V - 5.5V, 0 - 8MHz @ 2.7V - 5.5V – ATmega640/ATmega1280/ATmega1281: • 0 - 8MHz @ 2.7V - 5.5V, 0 - 16MHz @ 4.5V - 5.5V – ATmega2560/ATmega2561: • 0 - 16MHz @ 4.5V - 5.5V 2549QS–AVR–02/2014 1. Pin Configurations 81 80 PA1 (AD1) 82 PA2 (AD2) 83 PJ7 84 PA0 (AD0) 85 GND 86 VCC 87 PK7 (ADC15/PCINT23) 88 PK5 (ADC13/PCINT21) 89 PK6 (ADC14/PCINT22) 90 PK3 (ADC11/PCINT19) 91 PK4 (ADC12/PCINT20) 92 PK1 (ADC9/PCINT17) 93 PK2 (ADC10/PCINT18) PK0 (ADC8/PCINT16) 94 PF7 (ADC7/TDI) 95 PF6 (ADC6/TDO) 96 PF4 (ADC4/TCK) 97 PF5 (ADC5/TMS) PF1 (ADC1) 98 PF2 (ADC2) PF0 (ADC0) 100 99 PF3 (ADC3) GND AREF TQFP-pinout ATmega640/1280/2560 AVCC Figure 1-1. 79 78 77 76 (OC0B) PG5 1 75 PA3 (AD3) (RXD0/PCINT8) PE0 2 74 PA4 (AD4) INDEX CORNER (TXD0) PE1 3 73 PA5 (AD5) (XCK0/AIN0) PE2 4 72 PA6 (AD6) (OC3A/AIN1) PE3 5 71 PA7 (AD7) (OC3B/INT4) PE4 6 70 PG2 (ALE) (OC3C/INT5) PE5 7 69 PJ6 (PCINT15) (T3/INT6) PE6 8 68 PJ5 (PCINT14) (CLKO/ICP3/INT7) PE7 9 67 PJ4 (PCINT13) VCC 10 66 PJ3 (PCINT12) GND 11 65 PJ2 (XCK3/PCINT11) (RXD2) PH0 12 64 PJ1 (TXD3/PCINT10) (TXD2) PH1 13 63 PJ0 (RXD3/PCINT9) (XCK2) PH2 14 62 GND (OC4A) PH3 15 61 VCC (OC4B) PH4 16 60 PC7 (A15) (OC4C) PH5 17 59 PC6 (A14) (OC2B) PH6 18 58 PC5 (A13) 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 (T1) PD6 31 (T0) PD7 30 (ICP1) PD4 29 (XCK1) PD5 28 (TXD1/INT3) PD3 27 (RXD1/INT2) PD2 26 (SDA/INT1) PD1 PG0 (WR) PL7 51 (SCL/INT0) PD0 25 PL6 (OC1B/PCINT6) PB6 (OC5C) PL5 PG1 (RD) (OC5A) PL3 PC0 (A8) 52 (OC5B) PL4 53 24 (T5) PL2 23 (OC1A/PCINT5) PB5 (ICP5) PL1 (OC2A/PCINT4) PB4 (ICP4) PL0 PC1 (A9) XTAL2 PC2 (A10) 54 XTAL1 55 22 VCC 21 (MISO/PCINT3) PB3 GND (MOSI/PCINT2) PB2 RESET PC3 (A11) (TOSC1) PG4 PC4 (A12) 56 (T4) PH7 57 20 (TOSC2) PG3 19 (OC0A/OC1C/PCINT7) PB7 (SS/PCINT0) PB0 (SCK/PCINT1) PB1 ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 2 Figure 1-2. CBGA-pinout ATmega640/1280/2560 Top view 1 2 3 4 5 6 7 Bottom view 8 9 10 10 9 8 7 6 5 4 3 2 1 A A B B C C D D E E F F G G H H J J K K Table 1-1. CBGA-pinout ATmega640/1280/2560 1 2 3 4 5 6 7 8 9 10 A GND AREF PF0 PF2 PF5 PK0 PK3 PK6 GND VCC B AVCC PG5 PF1 PF3 PF6 PK1 PK4 PK7 PA0 PA2 C PE2 PE0 PE1 PF4 PF7 PK2 PK5 PJ7 PA1 PA3 D PE3 PE4 PE5 PE6 PH2 PA4 PA5 PA6 PA7 PG2 E PE7 PH0 PH1 PH3 PH5 PJ6 PJ5 PJ4 PJ3 PJ2 F VCC PH4 PH6 PB0 PL4 PD1 PJ1 PJ0 PC7 GND G GND PB1 PB2 PB5 PL2 PD0 PD5 PC5 PC6 VCC H PB3 PB4 RESET PL1 PL3 PL7 PD4 PC4 PC3 PC2 J PH7 PG3 PB6 PL0 XTAL2 PL6 PD3 PC1 PC0 PG1 K PB7 PG4 VCC GND XTAL1 PL5 PD2 PD6 PD7 PG0 Note: The functions for each pin is the same as for the 100 pin packages shown in Figure 1-1 on page 2. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 3 (OC0B) PG5 1 (RXD0/PCINT8/PDI) PE0 2 AVCC GND AREF PF0 (ADC0) PF1 (ADC1) PF2 (ADC2) PF3 (ADC3) PF4 (ADC4/TCK) PF5 (ADC5/TMS) PF6 (ADC6/TDO) PF7 (ADC7/TDI) GND VCC PA0 (AD0) PA1 (AD1) PA2 (AD2) 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 Pinout ATmega1281/2561 64 Figure 1-3. INDEX CORNER 48 PA3 (AD3) 47 PA4 (AD4) 46 PA5 (AD5) 38 PC3 (A11) (MOSI/ PCINT2) PB2 12 37 PC2 (A10) (MISO/ PCINT3) PB3 13 36 PC1 (A9) (OC2A/ PCINT4) PB4 14 35 PC0 (A8) (OC1A/PCINT5) PB5 15 34 PG1 (RD) (OC1B/PCINT6) PB6 16 33 PG0 (WR) Note: 32 11 (T0) PD7 (SCK/ PCINT1) PB1 31 PC4 (A12) (T1) PD6 39 30 10 (XCK1) PD5 (SS/PCINT0) PB0 29 PC5 (A13) (ICP1) PD4 40 28 9 (TXD1/INT3) PD3 (ICP3/CLKO/INT7) PE7 27 PC6 (A14) (RXD1/INT2) PD2 41 26 8 (SDA/INT1) PD1 (T3/INT6) PE6 25 PC7 (A15) (SCL/INT0) PD0 42 24 7 XTAL1 (OC3C/INT5) PE5 23 PG2 (ALE) XTAL2 43 22 6 GND (OC3B/INT4) PE4 21 PA7 (AD7) VCC 44 20 5 RESET (OC3A/AIN1) PE3 19 PA6 (AD6) (TOSC1) PG4 45 18 4 (TOSC2) PG3 (XCK0/AIN0) PE2 17 3 (OC0A/OC1C/PCINT7) PB7 (TXD0/PDO) PE1 The large center pad underneath the QFN/MLF package is made of metal and internally connected to GND. It should be soldered or glued to the board to ensure good mechanical stability. If the center pad is left unconnected, the package might loosen from the board. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 4 2. Overview The ATmega640/1280/1281/2560/2561 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega640/1280/1281/2560/2561 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. 2.1 Block Diagram Figure 2-1. Block Diagram PF7..0 PK7..0 PORT F (8) PORT K (8) PJ7..0 PE7..0 VCC Power Supervision POR/ BOD & RESET RESET PORT J (8) PORT E (8) Watchdog Timer GND Watchdog Oscillator Analog Comparator JTAG A/D Converter EEPROM Internal Bandgap reference USART 0 XTAL1 Oscillator Circuits / Clock Generation 16 bit T/C 3 USART 3 16 bit T/C 5 XTAL2 CPU PORT A (8) PA7..0 16 bit T/C 4 USART 1 PG5..0 PORT G (6) XRAM PC7..0 PORT C (8) TWI FLASH SPI SRAM 16 bit T/C 1 8 bit T/C 0 USART 2 8 bit T/C 2 NOTE: Shaded parts only available in the 100-pin version. Complete functionality for the ADC, T/C4, and T/C5 only available in the 100-pin version. ® PORT D (8) PORT B (8) PORT H (8) PORT L (8) PD7..0 PB7..0 PH7..0 PL7..0 ® The Atmel AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 5 The ATmega640/1280/1281/2560/2561 provides the following features: 64K/128K/256K bytes of In-System Programmable Flash with Read-While-Write capabilities, 4Kbytes EEPROM, 8Kbytes SRAM, 54/86 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), six flexible Timer/Counters with compare modes and PWM, four USARTs, a byte oriented 2-wire Serial Interface, a 16-channel, 10-bit ADC with optional differential input stage with programmable gain, programmable Watchdog Timer with Internal Oscillator, an SPI serial port, IEEE® std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run. Atmel offers the QTouch® library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offersrobust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications. The device is manufactured using the Atmel high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega640/1280/1281/2560/2561 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The ATmega640/1280/1281/2560/2561 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 6 2.2 Comparison Between ATmega1281/2561 and ATmega640/1280/2560 Each device in the ATmega640/1280/1281/2560/2561 family differs only in memory size and number of pins. Table 2-1 summarizes the different configurations for the six devices. Table 2-1. 2.3 2.3.1 Configuration Summary Device Flash EEPROM RAM General Purpose I/O pins 16 bits resolution PWM channels Serial USARTs ADC Channels ATmega640 64KB 4KB 8KB 86 12 4 16 ATmega1280 128KB 4KB 8KB 86 12 4 16 ATmega1281 128KB 4KB 8KB 54 6 2 8 ATmega2560 256KB 4KB 8KB 86 12 4 16 ATmega2561 256KB 4KB 8KB 54 6 2 8 Pin Descriptions VCC Digital supply voltage. 2.3.2 GND Ground. 2.3.3 Port A (PA7..PA0) Port A is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port A pins that are externally pulled low will source current if the pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port A also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 75. 2.3.4 Port B (PB7..PB0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port B has better driving capabilities than the other ports. Port B also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 76. 2.3.5 Port C (PC7..PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port C also serves the functions of special features of the ATmega640/1280/1281/2560/2561 as listed on page 79. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 7 2.3.6 Port D (PD7..PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 80. 2.3.7 Port E (PE7..PE0) Port E is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port E also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 82. 2.3.8 Port F (PF7..PF0) Port F serves as analog inputs to the A/D Converter. Port F also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port F output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port F pins that are externally pulled low will source current if the pull-up resistors are activated. The Port F pins are tri-stated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PF7(TDI), PF5(TMS), and PF4(TCK) will be activated even if a reset occurs. Port F also serves the functions of the JTAG interface. 2.3.9 Port G (PG5..PG0) Port G is a 6-bit I/O port with internal pull-up resistors (selected for each bit). The Port G output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port G pins that are externally pulled low will source current if the pull-up resistors are activated. The Port G pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port G also serves the functions of various special features of the ATmega640/1280/1281/2560/2561 as listed on page 86. 2.3.10 Port H (PH7..PH0) Port H is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port H output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port H pins that are externally pulled low will source current if the pull-up resistors are activated. The Port H pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port H also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 88. 2.3.11 Port J (PJ7..PJ0) Port J is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port J output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port J pins that are externally pulled low will source current if the pull-up resistors are activated. The Port J pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port J also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 90. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 8 2.3.12 Port K (PK7..PK0) Port K serves as analog inputs to the A/D Converter. Port K is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port K output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port K pins that are externally pulled low will source current if the pull-up resistors are activated. The Port K pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port K also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 92. 2.3.13 Port L (PL7..PL0) Port L is a 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port L output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port L pins that are externally pulled low will source current if the pull-up resistors are activated. The Port L pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port L also serves the functions of various special features of the ATmega640/1280/2560 as listed on page 94. 2.3.14 RESET Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in “System and Reset Characteristics” on page 360. Shorter pulses are not guaranteed to generate a reset. 2.3.15 XTAL1 Input to the inverting Oscillator amplifier and input to the internal clock operating circuit. 2.3.16 XTAL2 Output from the inverting Oscillator amplifier. 2.3.17 AVCC AVCC is the supply voltage pin for Port F and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter. 2.3.18 AREF This is the analog reference pin for the A/D Converter. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 9 3. Resources A comprehensive set of development tools and application notes, and datasheets are available for download on http://www.atmel.com/avr. 4. About Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details. These code examples assume that the part specific header file is included before compilation. For I/O registers located in extended I/O map, "IN", "OUT", "SBIS", "SBIC", "CBI", and "SBI" instructions must be replaced with instructions that allow access to extended I/O. Typically "LDS" and "STS" combined with "SBRS", "SBRC", "SBR", and "CBR". 5. Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 ppm over 20 years at 85°C or 100 years at 25°C. 6. Capacitive touch sensing The Atmel® QTouch® Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR® microcontrollers. The QTouch Library includes support for the QTouch and QMatrix acquisition methods. Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API’s to retrieve the channel information and determine the touch sensor states. The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the Atmel QTouch Library User Guide - also available for download from the Atmel website. ATmega640/V-1280/V-1281/V-2560/V-2561/V [SUMMARY] 2549QS–AVR–02/2014 10 7. Register Summary Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (0x1FF) Reserved - - - - - - - - - - - - - - - - - - - ... Reserved (0x13F) Reserved (0x13E) Reserved (0x13D) Reserved (0x13C) Reserved (0x13B) Reserved (0x13A) Reserved (0x139) Reserved (0x138) Reserved (0x137) Reserved (0x136) UDR3 (0x135) UBRR3H USART3 I/O Data Register (0x134) UBRR3L (0x133) Reserved - - (0x132) UCSR3C UMSEL31 (0x131) UCSR3B RXCIE3 - page 218 USART3 Baud Rate Register High Byte page 222 USART3 Baud Rate Register Low Byte - - - UMSEL30 UPM31 UPM30 TXCIE3 UDRIE3 RXEN3 Page page 222 - - - USBS3 UCSZ31 UCSZ30 UCPOL3 page 235 TXEN3 UCSZ32 RXB83 TXB83 page 234 page 233 (0x130) UCSR3A RXC3 TXC3 UDRE3 FE3 DOR3 UPE3 U2X3 MPCM3 (0x12F) Reserved - - - - - - - - - - - - - - - - (0x12E) Reserved (0x12D) OCR5CH Timer/Counter5 - Output Compare Register C High Byte page 160 (0x12C) OCR5CL Timer/Counter5 - Output Compare Register C Low Byte page 160 (0x12B) OCR5BH Timer/Counter5 - Output Compare Register B High Byte page 160 (0x12A) OCR5BL Timer/Counter5 - Output Compare Register B Low Byte page 160 (0x129) OCR5AH Timer/Counter5 - Output Compare Register A High Byte page 160 (0x128) OCR5AL Timer/Counter5 - Output Compare Register A Low Byte page 160 (0x127) ICR5H Timer/Counter5 - Input Capture Register High Byte page 161 (0x126) ICR5L Timer/Counter5 - Input Capture Register Low Byte page 161 (0x125) TCNT5H Timer/Counter5 - Counter Register High Byte page 158 (0x124) TCNT5L (0x123) Reserved - - - Timer/Counter5 - Counter Register Low Byte - - page 158 - - - (0x122) TCCR5C FOC5A FOC5B FOC5C - - - - - page 157 (0x121) TCCR5B ICNC5 ICES5 - WGM53 WGM52 CS52 CS51 CS50 page 156 (0x120) TCCR5A COM5A1 COM5A0 COM5B1 COM5B0 COM5C1 COM5C0 WGM51 WGM50 page 154 (0x11F) Reserved - - - - - - - - (0x11E) Reserved - - - - - - - - (0x11D) Reserved - - - - - - - - (0x11C) Reserved - - - - - - - - (0x11B) Reserved - - - - - - - - (0x11A) Reserved - - - - - - - - (0x119) Reserved - - - - - - - - (0x118) Reserved - - - - - - - - (0x117) Reserved - - - - - - - - (0x116) Reserved - - - - - - - - (0x115) Reserved - - - - - - - - (0x114) Reserved - - - - - - - - (0x113) Reserved - - - - - - - - (0x112) Reserved - - - - - - - - (0x111) Reserved - - - - - - - - (0x110) Reserved - - - - - - - - (0x10F) Reserved - - - - - - - - (0x10E) Reserved - - - - - - - - (0x10D) Reserved - - - - - - - - (0x10C) Reserved - - - - - - - - (0x10B) PORTL PORTL7 PORTL6 PORTL5 PORTL4 PORTL3 PORTL2 PORTL1 PORTL0 (0x10A) DDRL DDL7 DDL6 DDL5 DDL4 DDL3 DDL2 DDL1 DDL0 page 100 (0x109) PINL PINL7 PINL6 PINL5 PINL4 PINL3 PINL2 PINL1 PINL0 page 100 (0x108) PORTK PORTK7 PORTK6 PORTK5 PORTK4 PORTK3 PORTK2 PORTK1 PORTK0 page 99 (0x107) DDRK DDK7 DDK6 DDK5 DDK4 DDK3 DDK2 DDK1 DDK0 page 99 (0x106) PINK PINK7 PINK6 PINK5 PINK4 PINK3 PINK2 PINK1 PINK0 page 99 (0x105) PORTJ PORTJ7 PORTJ6 PORTJ5 PORTJ4 PORTJ3 PORTJ2 PORTJ1 PORTJ0 page 99 (0x104) DDRJ DDJ7 DDJ6 DDJ5 DDJ4 DDJ3 DDJ2 DDJ1 DDJ0 page 99 (0x103) PINJ PINJ7 PINJ6 PINJ5 PINJ4 PINJ3 PINJ2 PINJ1 PINJ0 page 99 (0x102) PORTH PORTH7 PORTH6 PORTH5 PORTH4 PORTH3 PORTH2 PORTH1 PORTH0 page 98 (0x101) DDRH DDH7 DDH6 DDH5 DDH4 DDH3 DDH2 DDH1 DDH0 page 99 page 100 ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] 2549QS–AVR–02/2014 11 Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page (0x100) PINH PINH7 PINH6 PINH5 PINH4 PINH3 PINH2 PINH1 PINH0 page 99 (0xFF) Reserved - - - - - - - - (0xFE) Reserved - - - - - - - - (0xFD) Reserved - - - - - - - - (0xFC) Reserved - - - - - - - - (0xFB) Reserved - - - - - - - - (0xFA) Reserved - - - - - - - - (0xF9) Reserved - - - - - - - - (0xF8) Reserved - - - - - - - - (0xF7) Reserved - - - - - - - - (0xF6) Reserved - - - - - - - - (0xF5) Reserved - - - - - - - - (0xF4) Reserved - - - - - - - - (0xF3) Reserved - - - - - - - - (0xF2) Reserved - - - - - - - - (0xF1) Reserved - - - - - - - - (0xF0) Reserved - - - - - - - - (0xEF) Reserved - - - - - - - - (0xEE) Reserved - - - - - - - - (0xED) Reserved - - - - - - - - (0xEC) Reserved - - - - - - - - (0xEB) Reserved - - - - - - - (0xEA) Reserved - - - - - - - - (0xE9) Reserved - - - - - - - - (0xE8) Reserved - - - - - - - - (0xE7) Reserved - - - - - - - (0xE6) Reserved - - - - - - - - (0xE5) Reserved - - - - - - - - (0xE4) Reserved - - - - - - - - (0xE3) Reserved - - - - - - - (0xE2) Reserved - - - - - - - (0xE1) Reserved - - - - - - - (0xE0) Reserved - - - - - - - (0xDF) Reserved - - - - - - - - (0xDE) Reserved - - - - - - - - (0xDD) Reserved - - - - - - - (0xDC) Reserved - - - - - - - - (0xDB) Reserved - - - - - - - - (0xDA) Reserved - - - - - - - - (0xD9) Reserved - - - - - - - (0xD8) Reserved - - - - - - - - (0xD7) Reserved - - - - - - - - (0xD6) UDR2 (0xD5) UBRR2H (0xD4) UBRR2L (0xD3) Reserved - - (0xD2) UCSR2C UMSEL21 UMSEL20 (0xD1) UCSR2B RXCIE2 TXCIE2 (0xD0) UCSR2A RXC2 TXC2 (0xCF) Reserved - - USART2 I/O Data Register - - - - page 218 USART2 Baud Rate Register High Byte page 222 USART2 Baud Rate Register Low Byte - page 222 - - - - - UPM21 UPM20 USBS2 UCSZ21 UCSZ20 UCPOL2 page 235 UDRIE2 RXEN2 TXEN2 UCSZ22 RXB82 TXB82 page 234 UDRE2 FE2 DOR2 UPE2 U2X2 MPCM2 page 233 - - - - - - - - - (0xCE) UDR1 (0xCD) UBRR1H USART1 I/O Data Register (0xCC) UBRR1L (0xCB) Reserved - - (0xCA) UCSR1C UMSEL11 UMSEL10 (0xC9) UCSR1B RXCIE1 TXCIE1 (0xC8) UCSR1A RXC1 TXC1 (0xC7) Reserved - - - - - - page 218 USART1 Baud Rate Register High Byte page 222 USART1 Baud Rate Register Low Byte - page 222 - - - - - UPM11 UPM10 USBS1 UCSZ11 UCSZ10 UCPOL1 page 235 UDRIE1 RXEN1 TXEN1 UCSZ12 RXB81 TXB81 page 234 UDRE1 FE1 DOR1 UPE1 U2X1 MPCM1 page 233 - - - - - - (0xC6) UDR0 (0xC5) UBRR0H USART0 I/O Data Register (0xC4) UBRR0L (0xC3) Reserved - - (0xC2) UCSR0C UMSEL01 UMSEL00 (0xC1) UCSR0B RXCIE0 TXCIE0 (0xC0) UCSR0A RXC0 TXC0 (0xBF) Reserved - - (0xBE) Reserved - - - - - (0xBD) TWAMR TWAM6 TWAM5 TWAM4 TWAM3 TWAM2 - page 218 USART0 Baud Rate Register High Byte page 222 USART0 Baud Rate Register Low Byte - page 222 - - - - - UPM01 UPM00 USBS0 UCSZ01 UCSZ00 UCPOL0 page 235 UDRIE0 RXEN0 TXEN0 UCSZ02 RXB80 TXB80 page 234 UDRE0 FE0 DOR0 UPE0 U2X0 MPCM0 page 234 - - - - - - - - - TWAM1 TWAM0 - page 264 ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] 2549QS–AVR–02/2014 12 Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page (0xBC) TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN - TWIE page 261 (0xBB) TWDR (0xBA) TWAR TWA6 TWA5 TWA4 TWA3 TWA2 TWA1 TWA0 TWGCE page 263 (0xB9) TWSR TWS7 TWS6 TWS5 TWS4 TWS3 - TWPS1 TWPS0 page 262 2-wire Serial Interface Data Register page 263 (0xB8) TWBR (0xB7) Reserved - - - 2-wire Serial Interface Bit Rate Register - - - - - page 261 (0xB6) ASSR - EXCLK AS2 TCN2UB OCR2AUB OCR2BUB TCR2AUB TCR2BUB (0xB5) Reserved - - - - - - - - (0xB4) OCR2B Timer/Counter2 Output Compare Register B page 186 (0xB3) OCR2A Timer/Counter2 Output Compare Register A page 186 (0xB2) TCNT2 Timer/Counter2 (8 Bit) (0xB1) TCCR2B FOC2A FOC2B - - WGM22 CS22 CS21 CS20 page 185 (0xB0) TCCR2A COM2A1 COM2A0 COM2B1 COM2B0 - - WGM21 WGM20 page 186 page 179 page 186 (0xAF) Reserved - - - - - - - - (0xAE) Reserved - - - - - - - - (0xAD) OCR4CH Timer/Counter4 - Output Compare Register C High Byte page 160 (0xAC) OCR4CL Timer/Counter4 - Output Compare Register C Low Byte page 160 (0xAB) OCR4BH Timer/Counter4 - Output Compare Register B High Byte page 160 (0xAA) OCR4BL Timer/Counter4 - Output Compare Register B Low Byte page 160 (0xA9) OCR4AH Timer/Counter4 - Output Compare Register A High Byte page 159 (0xA8) OCR4AL Timer/Counter4 - Output Compare Register A Low Byte page 159 (0xA7) ICR4H Timer/Counter4 - Input Capture Register High Byte page 161 (0xA6) ICR4L Timer/Counter4 - Input Capture Register Low Byte page 161 (0xA5) TCNT4H Timer/Counter4 - Counter Register High Byte page 158 (0xA4) TCNT4L (0xA3) Reserved - - - Timer/Counter4 - Counter Register Low Byte (0xA2) TCCR4C FOC4A FOC4B FOC4C - - - - - page 157 (0xA1) TCCR4B ICNC4 ICES4 - WGM43 WGM42 CS42 CS41 CS40 page 156 (0xA0) TCCR4A COM4A1 COM4A0 COM4B1 COM4B0 COM4C1 COM4C0 WGM41 WGM40 page 154 (0x9F) Reserved - - - - - - - - - - - - - - - - - - page 158 - - - (0x9E) Reserved (0x9D) OCR3CH Timer/Counter3 - Output Compare Register C High Byte page 159 (0x9C) OCR3CL Timer/Counter3 - Output Compare Register C Low Byte page 159 (0x9B) OCR3BH Timer/Counter3 - Output Compare Register B High Byte page 159 (0x9A) OCR3BL Timer/Counter3 - Output Compare Register B Low Byte page 159 (0x99) OCR3AH Timer/Counter3 - Output Compare Register A High Byte page 159 (0x98) OCR3AL Timer/Counter3 - Output Compare Register A Low Byte page 159 (0x97) ICR3H Timer/Counter3 - Input Capture Register High Byte page 161 (0x96) ICR3L Timer/Counter3 - Input Capture Register Low Byte page 161 (0x95) TCNT3H Timer/Counter3 - Counter Register High Byte page 158 (0x94) TCNT3L Timer/Counter3 - Counter Register Low Byte (0x93) Reserved - - - - - page 158 - - - (0x92) TCCR3C FOC3A FOC3B FOC3C - - - - - page 157 (0x91) TCCR3B ICNC3 ICES3 - WGM33 WGM32 CS32 CS31 CS30 page 156 (0x90) TCCR3A COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30 page 154 (0x8F) Reserved - - - - - - - - - - - - - - - - (0x8E) Reserved (0x8D) OCR1CH Timer/Counter1 - Output Compare Register C High Byte page 159 (0x8C) OCR1CL Timer/Counter1 - Output Compare Register C Low Byte page 159 (0x8B) OCR1BH Timer/Counter1 - Output Compare Register B High Byte page 159 (0x8A) OCR1BL Timer/Counter1 - Output Compare Register B Low Byte page 159 (0x89) OCR1AH Timer/Counter1 - Output Compare Register A High Byte page 159 (0x88) OCR1AL Timer/Counter1 - Output Compare Register A Low Byte page 159 (0x87) ICR1H Timer/Counter1 - Input Capture Register High Byte page 160 (0x86) ICR1L Timer/Counter1 - Input Capture Register Low Byte page 160 (0x85) TCNT1H Timer/Counter1 - Counter Register High Byte page 158 (0x84) TCNT1L Timer/Counter1 - Counter Register Low Byte (0x83) Reserved - - - - - page 158 - - - (0x82) TCCR1C FOC1A FOC1B FOC1C - - - - - page 157 (0x81) TCCR1B ICNC1 ICES1 - WGM13 WGM12 CS12 CS11 CS10 page 156 (0x80) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10 page 154 (0x7F) DIDR1 - - - - - - AIN1D AIN0D page 267 (0x7E) DIDR0 ADC7D ADC6D ADC5D ADC4D ADC3D ADC2D ADC1D ADC0D page 287 (0x7D) DIDR2 ADC15D ADC14D ADC13D ADC12D ADC11D ADC10D ADC9D ADC8D page 288 (0x7C) ADMUX REFS1 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 page 281 (0x7B) ADCSRB - ACME - - MUX5 ADTS2 ADTS1 ADTS0 page 266, 282, 287 (0x7A) ADCSRA ADEN ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 page 285 (0x79) ADCH ADC Data Register High byte page 286 ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] 2549QS–AVR–02/2014 13 Address Name (0x78) ADCL Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 (0x77) Reserved - - - - - - - (0x76) Reserved - - - - - - - - (0x75) XMCRB XMBK - - - - XMM2 XMM1 XMM0 (0x74) XMCRA SRE SRL2 SRL1 SRL0 SRW11 SRW10 SRW01 SRW00 page 36 (0x73) TIMSK5 - - ICIE5 - OCIE5C OCIE5B OCIE5A TOIE5 page 162 (0x72) TIMSK4 - - ICIE4 - OCIE4C OCIE4B OCIE4A TOIE4 page 161 (0x71) TIMSK3 - - ICIE3 - OCIE3C OCIE3B OCIE3A TOIE3 page 161 (0x70) TIMSK2 - - - - - OCIE2B OCIE2A TOIE2 page 188 (0x6F) TIMSK1 - - ICIE1 - OCIE1C OCIE1B OCIE1A TOIE1 page 161 (0x6E) TIMSK0 - - - - - OCIE0B OCIE0A TOIE0 page 131 (0x6D) PCMSK2 PCINT23 PCINT22 PCINT21 PCINT20 PCINT19 PCINT18 PCINT17 PCINT16 page 113 (0x6C) PCMSK1 PCINT15 PCINT14 PCINT13 PCINT12 PCINT11 PCINT10 PCINT9 PCINT8 page 113 (0x6B) PCMSK0 PCINT7 PCINT6 PCINT5 PCINT4 PCINT3 PCINT2 PCINT1 PCINT0 page 114 (0x6A) EICRB ISC71 ISC70 ISC61 ISC60 ISC51 ISC50 ISC41 ISC40 page 110 (0x69) EICRA ISC31 ISC30 ISC21 ISC20 ISC11 ISC10 ISC01 ISC00 page 110 (0x68) PCICR - - - - - PCIE2 PCIE1 PCIE0 page 112 (0x67) Reserved - - - - - - - - (0x66) OSCCAL (0x65) PRR1 - - PRTIM5 PRTIM4 PRTIM3 PRUSART3 PRUSART2 PRUSART1 page 56 (0x64) PRR0 PRTWI PRTIM2 PRTIM0 - PRTIM1 PRSPI PRUSART0 PRADC page 55 (0x63) Reserved - - - - - - - - (0x62) Reserved - - - - - - - - (0x61) CLKPR CLKPCE - - - CLKPS3 CLKPS2 CLKPS1 CLKPS0 page 48 (0x60) WDTCSR WDIF WDIE WDP3 WDCE WDE WDP2 WDP1 WDP0 page 65 ADC Data Register Low byte Page page 286 - Oscillator Calibration Register page 38 page 48 0x3F (0x5F) SREG I T H S V N Z C page 13 0x3E (0x5E) SPH SP15 SP14 SP13 SP12 SP11 SP10 SP9 SP8 page 15 0x3D (0x5D) SPL SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 page 15 0x3C (0x5C) EIND - - - - - - - EIND0 page 16 0x3B (0x5B) RAMPZ - - - - - - RAMPZ1 RAMPZ0 page 16 0x3A (0x5A) Reserved - - - - - - - - 0x39 (0x59) Reserved - - - - - - - - 0x38 (0x58) Reserved - - - - - - - - 0x37 (0x57) SPMCSR SPMIE RWWSB SIGRD RWWSRE BLBSET PGWRT PGERS SPMEN 0x36 (0x56) Reserved - - - - - - - - 0x35 (0x55) MCUCR JTD - - PUD - - IVSEL IVCE page 64, 108, 96, 301 0x34 (0x54) MCUSR - - - JTRF WDRF BORF EXTRF PORF page 301 0x33 (0x53) SMCR - - - - SM2 SM1 SM0 SE page 50 0x32 (0x52) Reserved - - - - - - - - 0x31 (0x51) OCDR OCDR7 OCDR6 OCDR5 OCDR4 OCDR3 OCDR2 OCDR1 OCDR0 page 294 0x30 (0x50) ACSR ACD ACBG ACO ACI ACIE ACIC ACIS1 ACIS0 page 266 0x2F (0x4F) Reserved - - - - - - - - SPI Data Register page 323 0x2E (0x4E) SPDR 0x2D (0x4D) SPSR SPIF WCOL - - - - - SPI2X page 198 0x2C (0x4C) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 page 197 0x2B (0x4B) GPIOR2 General Purpose I/O Register 2 0x2A (0x4A) GPIOR1 General Purpose I/O Register 1 0x29 (0x49) Reserved 0x28 (0x48) OCR0B Timer/Counter0 Output Compare Register B page 130 0x27 (0x47) OCR0A Timer/Counter0 Output Compare Register A page 130 0x26 (0x46) TCNT0 Timer/Counter0 (8 Bit) 0x25 (0x45) TCCR0B FOC0A FOC0B - - WGM02 CS02 CS01 CS00 page 129 0x24 (0x44) TCCR0A COM0A1 COM0A0 COM0B1 COM0B0 - - WGM01 WGM00 page 126 0x23 (0x43) GTCCR TSM - - - - - PSRASY PSRSYNC page 166, 189 0x22 (0x42) EEARH - - - - 0x21 (0x41) EEARL EEPROM Address Register Low Byte 0x20 (0x40) EEDR EEPROM Data Register 0x1F (0x3F) EECR 0x1E (0x3E) GPIOR0 0x1D (0x3D) EIMSK INT7 INT6 INT5 INT4 INT3 0x1C (0x3C) EIFR INTF7 INTF6 INTF5 INTF4 INTF3 INTF2 0x1B (0x3B) PCIFR - - - - - PCIF2 0x1A (0x3A) TIFR5 - - ICF5 - OCF5C OCF5B 0x19 (0x39) TIFR4 - - ICF4 - OCF4C 0x18 (0x38) TIFR3 - - ICF3 - 0x17 (0x37) TIFR2 - - - 0x16 (0x36) TIFR1 - - 0x15 (0x35) TIFR0 - - - - - - - EEPM1 - EEPM0 page 199 page 36 page 36 - - - - page 130 EEPROM Address Register High Byte EERIE page 34 page 34 page 34 EEMPE EEPE EERE page 34 INT2 INT1 INT0 page 111 INTF1 INTF0 page 112 PCIF1 PCIF0 page 113 OCF5A TOV5 page 162 OCF4B OCF4A TOV4 page 162 OCF3C OCF3B OCF3A TOV3 page 162 - - OCF2B OCF2A TOV2 page 188 ICF1 - OCF1C OCF1B OCF1A TOV1 page 162 - - - OCF0B OCF0A TOV0 page 131 General Purpose I/O Register 0 page 36 ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] 2549QS–AVR–02/2014 14 Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Page 0x14 (0x34) PORTG - - PORTG5 PORTG4 PORTG3 PORTG2 PORTG1 PORTG0 page 98 0x13 (0x33) DDRG - - DDG5 DDG4 DDG3 DDG2 DDG1 DDG0 page 98 0x12 (0x32) PING - - PING5 PING4 PING3 PING2 PING1 PING0 page 98 0x11 (0x31) PORTF PORTF7 PORTF6 PORTF5 PORTF4 PORTF3 PORTF2 PORTF1 PORTF0 page 97 0x10 (0x30) DDRF DDF7 DDF6 DDF5 DDF4 DDF3 DDF2 DDF1 DDF0 page 98 0x0F (0x2F) PINF PINF7 PINF6 PINF5 PINF4 PINF3 PINF2 PINF1 PINF0 page 98 0x0E (0x2E) PORTE PORTE7 PORTE6 PORTE5 PORTE4 PORTE3 PORTE2 PORTE1 PORTE0 page 97 0x0D (0x2D) DDRE DDE7 DDE6 DDE5 DDE4 DDE3 DDE2 DDE1 DDE0 page 97 0x0C (0x2C) PINE PINE7 PINE6 PINE5 PINE4 PINE3 PINE2 PINE1 PINE0 page 98 0x0B (0x2B) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 page 97 0x0A (0x2A) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 page 97 0x09 (0x29) PIND PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 page 97 0x08 (0x28) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 page 97 0x07 (0x27) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 page 97 0x06 (0x26) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 page 97 0x05 (0x25) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 page 96 0x04 (0x24) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 page 96 0x03 (0x23) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 page 96 page 96 0x02 (0x22) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 0x01 (0x21) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 page 96 0x00 (0x20) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 page 96 Notes: 1. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. 2. I/O registers within the address range $00 - $1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. 3. Some of the status flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers 0x00 to 0x1F only. 4. When using the I/O specific commands IN and OUT, the I/O addresses $00 - $3F must be used. When addressing I/O registers as data space using LD and ST instructions, $20 must be added to these addresses. The ATmega640/1280/1281/2560/2561 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from $60 - $1FF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used. ATmega640/V-1280/V-1281/V-2560/V-2561/V [DATASHEET] 2549QS–AVR–02/2014 15 8. Instruction Set Summary Mnemonics Operands Description Operation Flags #Clocks ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers Rd  Rd + Rr Z, C, N, V, H 1 ADC Rd, Rr Add with Carry two Registers Rd  Rd + Rr + C Z, C, N, V, H 1 ADIW Rdl,K Add Immediate to Word Rdh:Rdl  Rdh:Rdl + K Z, C, N, V, S 2 SUB Rd, Rr Subtract two Registers Rd  Rd - Rr Z, C, N, V, H 1 SUBI Rd, K Subtract Constant from Register Rd  Rd - K Z, C, N, V, H 1 SBC Rd, Rr Subtract with Carry two Registers Rd  Rd - Rr - C Z, C, N, V, H 1 SBCI Rd, K Subtract with Carry Constant from Reg. Rd  Rd - K - C Z, C, N, V, H 1 SBIW Rdl,K Subtract Immediate from Word Rdh:Rdl  Rdh:Rdl - K Z, C, N, V, S 2 AND Rd, Rr Logical AND Registers Rd Rd  Rr Z, N, V 1 ANDI Rd, K Logical AND Register and Constant Rd  Rd K Z, N, V 1 OR Rd, Rr Logical OR Registers Rd  Rd v Rr Z, N, V 1 ORI Rd, K Logical OR Register and Constant Rd Rd v K Z, N, V 1 EOR Rd, Rr Exclusive OR Registers Rd  Rd  Rr Z, N, V 1 COM Rd One’s Complement Rd  0xFF  Rd Z, C, N, V 1 NEG Rd Two’s Complement Rd  0x00  Rd Z, C, N, V, H 1 SBR Rd,K Set Bit(s) in Register Rd  Rd v K Z, N, V 1 CBR Rd,K Clear Bit(s) in Register Rd  Rd  (0xFF - K) Z, N, V 1 INC Rd Increment Rd  Rd + 1 Z, N, V 1 DEC Rd Decrement Rd  Rd  1 Z, N, V 1 TST Rd Test for Zero or Minus Rd  Rd  Rd Z, N, V 1 CLR Rd Clear Register Rd  Rd  Rd Z, N, V 1 SER Rd Set Register Rd  0xFF None 1 MUL Rd, Rr Multiply Unsigned R1:R0  Rd x Rr Z, C 2 MULS Rd, Rr Multiply Signed R1:R0  Rd x Rr Z, C 2 MULSU Rd, Rr Multiply Signed with Unsigned R1:R0  Rd x Rr Z, C 2 FMUL Rd, Rr Fractional Multiply Unsigned R1:R0  (Rd x Rr)