ATMEGA16A-PU

ATmega16A 8-bit Microcontroller with 16K Bytes In-System Programmable Flash DATASHEET SUMMARY Features z High-performance, Low-power Atmel AVR 8-bit Microcontroller z Advanced RISC Architecture ̶ 131 Powerful Instructions – Most Single-clock Cycle Execution ̶ 32 x 8 General Purpose Working Registers ̶ Fully Static Operation ̶ Up to 16MIPS Throughput at 16MHz ̶ On-chip 2-cycle Multiplier z High Endurance Non-volatile Memory segments ̶ 16KBytes of In-System Self-programmable Flash program memory ̶ 512Bytes EEPROM ̶ 1KByte Internal SRAM ̶ Write/Erase Cycles: 10,000 Flash/100,000 EEPROM ̶ Data retention: 20 years at 85°C/100 years at 25°C(1) ̶ Optional Boot Code Section with Independent Lock Bits z In-System Programming by On-chip Boot Program z True Read-While-Write Operation ̶ Programming Lock for Software Security z JTAG (IEEE std. 1149.1 Compliant) Interface ̶ Boundary-scan Capabilities According to the JTAG Standard ̶ Extensive On-chip Debug Support ̶ Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface z Peripheral Features ̶ Two 8-bit Timer/Counters with Separate Prescalers and Compare Modes ̶ One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode ̶ Real Time Counter with Separate Oscillator ̶ Four PWM Channels ̶ 8-channel, 10-bit ADC z 8 Single-ended Channels z 7 Differential Channels in TQFP Package Only z 2 Differential Channels with Programmable Gain at 1x, 10x, or 200x ̶ Byte-oriented Two-wire Serial Interface ̶ Programmable Serial USART ̶ Master/Slave SPI Serial Interface ̶ Programmable Watchdog Timer with Separate On-chip Oscillator ̶ On-chip Analog Comparator Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 z Special Microcontroller Features ̶ Power-on Reset and Programmable Brown-out Detection ̶ Internal Calibrated RC Oscillator ̶ External and Internal Interrupt Sources ̶ Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby and Extended Standby z I/O and Packages ̶ 32 Programmable I/O Lines ̶ 40-pin PDIP, 44-lead TQFP, and 44-pad QFN/MLF z Operating Voltages ̶ 2.7 - 5.5V z Speed Grades ̶ 0 - 16MHz z Power Consumption @ 1MHz, 3V, and 25°C ̶ Active: 0.6mA ̶ Idle Mode: 0.2mA ̶ Power-down Mode: < 1µA ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 2 Pin Configurations Pinout ATmega16A PDIP (XCK/T0) PB0 (T1) PB1 (INT2/AIN0) PB2 (OC0/AIN1) PB3 (SS) PB4 (MOSI) PB5 (MISO) PB6 (SCK) PB7 RESET VCC GND XTAL2 XTAL1 (RXD) PD0 (TXD) PD1 (INT0) PD2 (INT1) PD3 (OC1B) PD4 (OC1A) PD5 (ICP1) PD6 PA0 (ADC0) PA1 (ADC1) PA2 (ADC2) PA3 (ADC3) PA4 (ADC4) PA5 (ADC5) PA6 (ADC6) PA7 (ADC7) AREF GND AVCC PC7 (TOSC2) PC6 (TOSC1) PC5 (TDI) PC4 (TDO) PC3 (TMS) PC2 (TCK) PC1 (SDA) PC0 (SCL) PD7 (OC2) PB4 (SS) PB3 (AIN1/OC0) PB2 (AIN0/INT2) PB1 (T1) PB0 (XCK/T0) GND VCC PA0 (ADC0) PA1 (ADC1) PA2 (ADC2) PA3 (ADC3) TQFP/QFN/MLF (MOSI) PB5 (MISO) PB6 (SCK) PB7 RESET VCC GND XTAL2 XTAL1 (RXD) PD0 (TXD) PD1 (INT0) PD2 NOTE: Bottom pad should be soldered to ground. PA4 (ADC4) PA5 (ADC5) PA6 (ADC6) PA7 (ADC7) AREF GND AVCC PC7 (TOSC2) PC6 (TOSC1) PC5 (TDI) PC4 (TDO) PD3 PD4 PD5 PD6 PD7 VCC GND (SCL) PC0 (SDA) PC1 (TCK) PC2 (TMS) PC3 Figure 1-1. (INT1) (OC1B) (OC1A) (ICP1) (OC2) 1. ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 3 2. Overview The ATmega16A is a low-power CMOS 8-bit microcontroller based on the Atmel AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega16A achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. 2.1 Block Diagram Figure 2-1. Block Diagram PA0 - PA7 PC0 - PC7 PORTA DRIVERS/BUFFERS PORTC DRIVERS/BUFFERS PORTA DIGITAL INTERFACE PORTC DIGITAL INTERFACE VCC GND AVCC MUX & ADC ADC INTERFACE TWI AREF PROGRAM COUNTER STACK POINTER PROGRAM FLASH SRAM TIMERS/ COUNTERS OSCILLATOR INTERNAL OSCILLATOR XTAL1 INSTRUCTION REGISTER GENERAL PURPOSE REGISTERS WATCHDOG TIMER OSCILLATOR XTAL2 X INSTRUCTION DECODER Y MCU CTRL. & TIMING RESET Z CONTROL LINES ALU INTERRUPT UNIT AVR CPU STATUS REGISTER EEPROM PROGRAMMING LOGIC SPI USART + - INTERNAL CALIBRATED OSCILLATOR COMP. INTERFACE PORTB DIGITAL INTERFACE PORTD DIGITAL INTERFACE PORTB DRIVERS/BUFFERS PORTD DRIVERS/BUFFERS PB0 - PB7 PD0 - PD7 ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 4 The Atmel AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers. The ATmega16A provides the following features: 16Kbytes of In-System Programmable Flash Program memory with Read-While-Write capabilities; 512bytes EEPROM; 1Kbyte SRAM; 32 general purpose I/O lines, 32 general purpose working registers; a JTAG interface for Boundary-scan; On-chip Debugging support and programming; three flexible Timer/Counters with compare modes; Internal and External Interrupts; a serial programmable USART; a byte oriented Two-wire Serial Interface, an 8-channel; 10-bit ADC with optional differential input stage with programmable gain (TQFP package only); a programmable Watchdog Timer with Internal Oscillator; an SPI serial port; and six software selectable power saving modes. The Idle mode stops the CPU while allowing the USART; Two-wire interface; A/D Converter; SRAM; Timer/Counters; SPI port; and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next External Interrupt or Hardware Reset. In Power-save mode, the Asynchronous Timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except Asynchronous Timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with lowpower consumption. In Extended Standby mode, both the main Oscillator and the Asynchronous Timer continue to run. The device is manufactured using Atmels high density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true ReadWhile-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega16A is a powerful microcontroller that provides a highly-flexible and costeffective solution to many embedded control applications. The ATmega16A is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits. ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 5 2.2 2.2.1 Pin Descriptions VCC Digital supply voltage. 2.2.2 GND Ground. 2.2.3 Port A (PA7:PA0) Port A serves as the analog inputs to the A/D Converter. Port A also serves as an 8-bit bi-directional I/O port, if the A/D Converter is not used. Port pins can provide internal pull-up resistors (selected for each bit). The Port A output buffers have symmetrical drive characteristics with both high sink and source capability. When pins PA0 to PA7 are used as inputs and are externally pulled low, they will source current if the internal pull-up resistors are activated. The Port A pins are tri-stated when a reset condition becomes active, even if the clock is not running. 2.2.4 Port B (PB7:PB0) Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tristated when a reset condition becomes active, even if the clock is not running. Port B also serves the functions of various special features of the ATmega16A as listed on page 57. 2.2.5 Port C (PC7:PC0) Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tristated when a reset condition becomes active, even if the clock is not running. If the JTAG interface is enabled, the pull-up resistors on pins PC5(TDI), PC3(TMS) and PC2(TCK) will be activated even if a reset occurs. Port C also serves the functions of the JTAG interface and other special features of the ATmega16A as listed on page 59. 2.2.6 Port D (PD7:PD0) Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tristated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATmega16A as listed on page 62. 2.2.7 RESET Reset Input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in Table 27-2 on page 281. Shorter pulses are not guaranteed to generate a reset. 2.2.8 XTAL1 Input to the inverting Oscillator amplifier and input to the internal clock operating circuit. ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 6 2.2.9 XTAL2 Output from the inverting Oscillator amplifier. 2.2.10 AVCC AVCC is the supply voltage pin for Port A and the A/D Converter. It should be externally connected to VCC, even if the ADC is not used. If the ADC is used, it should be connected to VCC through a low-pass filter. 2.2.11 AREF AREF is the analog reference pin for the A/D Converter. 3. Resources A comprehensive set of development tools, application notes and datasheets are available for download on http://www.atmel.com/avr. Note: 4. 1. Data retention Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. 5. About Code Examples This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C Compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C Compiler documentation for more details. ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 7 6. Register Summary Address Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 $3F ($5F) SREG I T H S V N Z C 9 $3E ($5E) SPH – – – – – SP10 SP9 SP8 11 SP4 SP3 SP2 SP1 SP0 11 – – – IVSEL IVCE 47, 67 $3D ($5D) SPL $3C ($5C) OCR0 $3B ($5B) GICR SP7 SP6 SP5 Timer/Counter0 Output Compare Register INT1 INT0 Page 81 INT2 $3A ($5A) GIFR INTF1 INTF0 INTF2 – – – – – 68 $39 ($59) TIMSK OCIE2 TOIE2 TICIE1 OCIE1A OCIE1B TOIE1 OCIE0 TOIE0 82, 109, 128 82, 110, 128 $38 ($58) TIFR OCF2 TOV2 ICF1 OCF1A OCF1B TOV1 OCF0 TOV0 $37 ($57) SPMCR SPMIE RWWSB – RWWSRE BLBSET PGWRT PGERS SPMEN 242 $36 ($56) TWCR TWINT TWEA TWSTA TWSTO TWWC TWEN – TWIE 189 $35 ($55) MCUCR SM2 SE SM1 SM0 ISC11 ISC10 ISC01 ISC00 35, 66 $34 ($54) MCUCSR JTD ISC2 – JTRF WDRF BORF EXTRF PORF 41, 67, 236 $33 ($53) TCCR0 FOC0 WGM00 COM01 COM00 WGM01 CS02 CS01 CS00 79 $32 ($52) TCNT0 (1) $31 (1) ($51) OSCCAL OCDR Timer/Counter0 (8 Bits) 81 Oscillator Calibration Register 30 On-Chip Debug Register 218 $30 ($50) SFIOR ADTS2 ADTS1 ADTS0 – ACME PUD PSR2 PSR10 64,84,129,194,212 $2F ($4F) TCCR1A COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10 105 $2E ($4E) TCCR1B ICNC1 ICES1 – WGM13 WGM12 CS12 CS11 CS10 107 $2D ($4D) TCNT1H Timer/Counter1 – Counter Register High Byte 108 $2C ($4C) TCNT1L 108 $2B ($4B) OCR1AH Timer/Counter1 – Counter Register Low Byte Timer/Counter1 – Output Compare Register A High Byte $2A ($4A) OCR1AL Timer/Counter1 – Output Compare Register A Low Byte 109 $29 ($49) OCR1BH Timer/Counter1 – Output Compare Register B High Byte 109 $28 ($48) OCR1BL Timer/Counter1 – Output Compare Register B Low Byte 109 $27 ($47) ICR1H Timer/Counter1 – Input Capture Register High Byte 109 $26 ($46) ICR1L Timer/Counter1 – Input Capture Register Low Byte $25 ($45) TCCR2 $24 ($44) TCNT2 $23 ($43) OCR2 $22 ($42) ASSR $21 ($41) (2) $20 (2) ($40) FOC2 WGM20 COM21 109 109 COM20 WGM21 CS22 CS21 CS20 Timer/Counter2 (8 Bits) Timer/Counter2 Output Compare Register 125 127 127 – – – – AS2 TCN2UB OCR2UB TCR2UB WDTCR – – – WDTOE WDE WDP2 WDP1 WDP0 UBRRH URSEL – – – UBRR[11:8] 127 41 162 UCSRC URSEL UMSEL UPM1 UPM0 USBS UCSZ1 UCSZ0 UCPOL 161 $1F ($3F) EEARH – – – – – – – EEAR8 20 $1E ($3E) EEARL EEPROM Address Register Low Byte $1D ($3D) EEDR EEPROM Data Register $1C ($3C) EECR – – – – EERIE EEMWE EEWE EERE $1B ($3B) PORTA PORTA7 PORTA6 PORTA5 PORTA4 PORTA3 PORTA2 PORTA1 PORTA0 64 $1A ($3A) DDRA DDA7 DDA6 DDA5 DDA4 DDA3 DDA2 DDA1 DDA0 64 20 20 20 $19 ($39) PINA PINA7 PINA6 PINA5 PINA4 PINA3 PINA2 PINA1 PINA0 64 $18 ($38) PORTB PORTB7 PORTB6 PORTB5 PORTB4 PORTB3 PORTB2 PORTB1 PORTB0 64 $17 ($37) DDRB DDB7 DDB6 DDB5 DDB4 DDB3 DDB2 DDB1 DDB0 64 $16 ($36) PINB PINB7 PINB6 PINB5 PINB4 PINB3 PINB2 PINB1 PINB0 65 $15 ($35) PORTC PORTC7 PORTC6 PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0 65 $14 ($34) DDRC DDC7 DDC6 DDC5 DDC4 DDC3 DDC2 DDC1 DDC0 65 $13 ($33) PINC PINC7 PINC6 PINC5 PINC4 PINC3 PINC2 PINC1 PINC0 65 $12 ($32) PORTD PORTD7 PORTD6 PORTD5 PORTD4 PORTD3 PORTD2 PORTD1 PORTD0 65 $11 ($31) DDRD DDD7 DDD6 DDD5 DDD4 DDD3 DDD2 DDD1 DDD0 65 PIND7 PIND6 PIND5 PIND4 PIND3 PIND2 PIND1 PIND0 $10 ($30) PIND $0F ($2F) SPDR SPI Data Register 65 138 $0E ($2E) SPSR SPIF WCOL – – – – – SPI2X 138 $0D ($2D) SPCR SPIE SPE DORD MSTR CPOL CPHA SPR1 SPR0 137 $0C ($2C) UDR $0B ($2B) UCSRA USART I/O Data Register 158 $0A ($2A) UCSRB $09 ($29) UBRRL $08 ($28) ACSR ACD ACBG $07 ($27) ADMUX REFS1 $06 ($26) ADCSRA ADEN $05 ($25) ADCH ADC Data Register High Byte 211 $04 ($24) ADCL ADC Data Register Low Byte 211 $03 ($23) TWDR Two-wire Serial Interface Data Register $02 ($22) TWAR TWA6 $01 ($21) TWSR TWS7 $00 ($20) TWBR RXC TXC UDRE FE DOR PE U2X MPCM 159 RXCIE TXCIE UDRIE RXEN TXEN UCSZ2 RXB8 TXB8 160 ACO ACI ACIE ACIC ACIS1 ACIS0 194 REFS0 ADLAR MUX4 MUX3 MUX2 MUX1 MUX0 208 ADSC ADATE ADIF ADIE ADPS2 ADPS1 ADPS0 210 USART Baud Rate Register Low Byte TWA5 TWS6 TWA4 TWS5 162 191 TWA3 TWS4 TWA2 TWS3 TWA1 – TWA0 TWPS1 TWGCE TWPS0 Two-wire Serial Interface Bit Rate Register 192 191 189 ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 8 Notes: 1. When the OCDEN Fuse is unprogrammed, the OSCCAL Register is always accessed on this address. Refer to the debugger specific documentation for details on how to use the OCDR Register. 2. Refer to the USART description for details on how to access UBRRH and UCSRC. 3. For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written. 4. Some of the Status Flags are cleared by writing a logical one to them. Note that the CBI and SBI instructions will operate on all bits in the I/O Register, writing a one back into any flag read as set, thus clearing the flag. The CBI and SBI instructions work with registers $00 to $1F only. ATmega16A [DATASHEET] Atmel-8154CS-8-bit-AVR-ATmega16A_Datasheet Summary-07/2014 9 7. Instruction Set Summary Mnemonics Flags Operands Description Operation #Clocks ARITHMETIC AND LOGIC INSTRUCTIONS ADD Rd, Rr Add two Registers Rd ← Rd + Rr Z,C,N,V,H 1 ADC Rd, Rr Add with Carry two Registers Rd ← Rd + Rr + C Z,C,N,V,H 1 2 ADIW Rdl,K Add Immediate to Word Rdh:Rdl ← Rdh:Rdl + K Z,C,N,V,S SUB Rd, Rr Subtract two Registers Rd ← Rd - Rr Z,C,N,V,H 1 SUBI Rd, K Subtract Constant from Register Rd ← Rd - K Z,C,N,V,H 1 SBC Rd, Rr Subtract with Carry two Registers Rd ← Rd - Rr - C Z,C,N,V,H 1 SBCI Rd, K Subtract with Carry Constant from Reg. Rd ← Rd - K - C Z,C,N,V,H 1 SBIW Rdl,K Subtract Immediate from Word Rdh:Rdl ← Rdh:Rdl - K Z,C,N,V,S 2 AND Rd, Rr Logical AND Registers Rd ← Rd • Rr Z,N,V 1 ANDI Rd, K Logical AND Register and Constant Rd ← Rd • K Z,N,V 1 OR Rd, Rr Logical OR Registers Rd ← Rd v Rr Z,N,V 1 ORI Rd, K Logical OR Register and Constant Rd ← Rd v K Z,N,V 1 EOR Rd, Rr Exclusive OR Registers Rd ← Rd ⊕ Rr Z,N,V 1 COM Rd One’s Complement Rd ← $FF − Rd Z,C,N,V 1 1 NEG Rd Two’s Complement Rd ← $00 − Rd Z,C,N,V,H SBR Rd,K Set Bit(s) in Register Rd ← Rd v K Z,N,V 1 CBR Rd,K Clear Bit(s) in Register Rd ← Rd • ($FF - K) Z,N,V 1 INC Rd Increment Rd ← Rd + 1 Z,N,V 1 DEC Rd Decrement Rd ← Rd − 1 Z,N,V 1 TST Rd Test for Zero or Minus Rd ← Rd • Rd Z,N,V 1 CLR Rd Clear Register Rd ← Rd ⊕ Rd Z,N,V 1 SER Rd Set Register Rd ← $FF None 1 MUL Rd, Rr Multiply Unsigned R1:R0 ← Rd x Rr Z,C 2 MULS Rd, Rr Multiply Signed R1:R0 ← Rd x Rr Z,C 2 MULSU Rd, Rr Multiply Signed with Unsigned R1:R0 ← Rd x Rr Z,C 2 FMUL Rd, Rr Fractional Multiply Unsigned R1:R0 ← (Rd x Rr)