MCP47FVB02A2-E/ST

MCP47FVBXX 8- /10- /12-Bit Single/Dual Voltage Output Volatile Digital-to-Analog Converters with I²C™ Interface Features • Operating Voltage Range: - 2.7V to 5.5V – Full Specifications - 1.8V to 2.7V – Reduced Device Specifications • Output Voltage Resolutions: - 8-bit: MCP47FVB0X (256 Steps) - 10-bit: MCP47FVB1X (1024 Steps) - 12-bit: MCP47FVB2X (4096 Steps) • Rail-to-Rail Output • Fast Settling Time of 6 µs (typical) • DAC Voltage Reference Source Options: - Device VDD - External VREF pin (buffered or unbuffered) - Internal Band Gap (1.22V typical) • Output Gain Options: - (1x) Unity - 2x (when not using internal VDD as voltage source) • Power-on/Brown-out Reset Protection • Power-Down Modes: - Disconnects output buffer (High Impedance) - Selection of VOUT pull-down resistors (100 k or 1 k) • Low Power Consumption: - Normal operation: VDD, VI > VPP on HV pins) .......................................................................... ±20 mA Output clamp current, IOK (VO < 0 or VO > VDD)...................................................................................................±20 mA Maximum current out of VSS pin (Single) ..........................................................................................................50 mA (Dual)...........................................................................................................100 mA Maximum current into VDD pin (Single) ..........................................................................................................50 mA (Dual)...........................................................................................................100 mA Maximum current sourced by the VOUT pin ............................................................................................................20 mA Maximum current sunk by the VOUT pin..................................................................................................................20 mA Maximum current sunk by the VREF pin .................................................................................................................125 µA Maximum input current source/sunk by SDA, SCL pins ..........................................................................................2 mA Maximum output current sunk by SDA Output pin .................................................................................................25 mA Total power dissipation (1) ....................................................................................................................................400 mW Package power dissipation (TA = +50°C, TJ = +150°C) TSSOP-8...................................................................................................................................................700 mW ESD protection on all pins ±4 kV (HBM) ±400V (MM) ±2 kV (CDM) Latch-Up (per JEDEC JESD78A) @ +125°C ..................................................................................................... ±100 mA Storage temperature ...............................................................................................................................-65°C to +150°C Ambient temperature with power applied ...............................................................................................-55°C to +125°C Soldering temperature of leads (10 seconds) ....................................................................................................... +300°C Maximum Junction Temperature (TJ) .................................................................................................................... +150°C † Notice: Stresses above those listed under “Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Note 1: Power dissipation is calculated as follows: PDIS = VDD x {IDD -  IOH} +  {(VDD – VOH) x IOH} + (VOL x IOL)  2015 Microchip Technology Inc. DS20005405A-page 5 MCP47FVBXX DC CHARACTERISTICS Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Supply Voltage Sym. Min. Typ. Max. Units Conditions VDD 2.7 — 5.5 V 1.8 — 2.7 V DAC operation (reduced analog specifications) and Serial Interface — — 1.7 V RAM retention voltage (VRAM) < VPOR VDD voltages greater than VPOR/BOR limit ensure that device is out of reset. VDD Voltage (rising) to ensure device Power-on Reset VPOR/BOR VDD Rise Rate to ensure Power-on Reset VDDRR High-Voltage Commands Voltage Range (HVC pin) VHV VSS — 12.5 V The HVC pin will be at one of three input levels (VIL, VIH or VIHH) (1) High-Voltage Input Entry Voltage VIHHEN 9.0 — — V Threshold for Entry into WiperLock™ Technology High-Voltage Input Exit Voltage VIHHEX — — VDD + 0.8V V (Note 1) Power-on Reset to Output-Driven Delay TPORD — 25 50 µs VDD rising, VDD > VPOR (Note 3) V/ms Note 1 This parameter is ensured by design. Note 3 POR/BOR voltage trip point is not slope dependent. Hysteresis implemented with time delay. DS20005405A-page 6  2015 Microchip Technology Inc. MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Supply Current Power-Down Current Sym. IDD IDDP Min. Typ. Max. Units Conditions — — 500 µA Single — — 700 µA Dual Serial Interface Active (Not High-Voltage Command), VRxB:VRxA = ‘01’ (6), VOUT is unloaded, VDD = 5.5V volatile DAC register = 000h I2C™: FSCL = 3.4 MHz — — 400 µA Single — — 550 µA Dual — — 180 µA Single — — 380 µA Dual — — 180 µA Single — — 380 µA Dual — 145 180 µA Single — 260 400 µA Dual — 0.65 3.8 µA PDxB:PDxA = ‘01’ (5), VOUT not connected Serial Interface Active (2) (Not High-Voltage Command), VRxB:VRxA = ‘10’ (4), VOUT is unloaded, VREF = VDD = 5.5V volatile DAC register = 000h I2C: FSCL = 3.4 MHz Serial Interface Inactive (2) (Not High-Voltage Command), VRxB:VRxA = ‘00’, SCL = SDA = VSS, VOUT is unloaded, volatile DAC register = 000h Serial Interface Inactive (2) (Not High-Voltage Command), VRxB:VRxA = ‘11’, VREF = VDD, SCL = SDA = VSS, VOUT is unloaded, volatile DAC register = 000h HVC = 12.5V (High-Voltage Command), Serial Interface Inactive VREF = VDD = 5.5V, LAT/HVC = VIHH, DAC registers = 000h, VOUT pins are unloaded. Note 2 This parameter is ensured by characterization. Note 4 Supply current is independent of current through the resistor ladder in mode VRxB:VRxA = ‘10’. Note 5 The PDxB:PDxA = ‘01’, ‘10’, and ‘11’ configurations should have the same current. Note 6 By design, this is worst-case Current mode.  2015 Microchip Technology Inc. DS20005405A-page 7 MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Sym. Min. Typ. Max. Units Resistor Ladder Resistance Resolution (# of Resistors and # of Taps) (see C.1 “Resolution”) Nominal VOUT Match (12) RL 100 140 180 k VOUT Tempco (see C.19 “VOUT N |VOUT - VOUTMEAN| /VOUTMEAN VOUT/T 256 1024 4096 — — — 0.5 — 15 Taps Taps Taps 1.0 1.2 — Conditions 1.8V  VDD  5.5V, VREF  1.0V(7) 8-bit No Missing Codes 10-bit No Missing Codes 12-bit No Missing Codes % 2.7V  VDD  5.5V(2) % 1.8V(2) ppm/°C Code = Mid-scale (7Fh, 1FFh or 7FFh) Temperature Coefficient”) VREF Pin Input VREF VSS — VDD V 1.8V  VDD  5.5V(1) Voltage Range Note 1 This parameter is ensured by design. Note 2 This parameter is ensured by characterization. Note 7 Resistance is defined as the resistance between the VREF pin (mode VRxB:VRxA = ‘10’) to VSS pin. For dual-channel devices (MCP47FVBX2), this is the effective resistance of the each resistor ladder. The resistance measurement is of the two resistor ladders measured in parallel. Note 12 Variation of one output voltage to mean output voltage. DS20005405A-page 8  2015 Microchip Technology Inc. MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Zero-Scale Error (see C.5 “Zero-Scale Error (EZS)”) (Code = 000h) Sym. Min. Typ. Max. Units EZS — — 0.75 LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) — — 3 LSb  2015 Microchip Technology Inc. 8-bit VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = VDD, No Load VRxB:VRxA = ‘00’, Gx = ‘0’, VDD = 5.5V, No Load VDD = 1.8V, VREF = 1.0V VRxB:VRxA = ‘10’, Gx = ‘0’. No Load VDD = 1.8V, VREF = 1.0V VRxB:VRxA = ‘11’, Gx = ‘0’. No Load VRxB:VRxA = ‘01’, Gx = ‘0’, No Load 10-bit VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = VDD, No Load VRxB:VRxA = ‘00’, Gx = ‘0’, VDD = 5.5V, No Load VDD = 1.8V, VREF = 1.0V VRxB:VRxA = ‘10’, Gx = ‘0’. No Load VDD = 1.8V, VREF = 1.0V VRxB:VRxA = ‘11’, Gx = ‘0’. No Load VRxB:VRxA = ‘01’, Gx = ‘0’, No Load 12-bit VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = VDD, No Load VRxB:VRxA = ‘00’, Gx = ‘0’, VDD = 5.5V, No Load VDD = 1.8V, VREF = 1.0V VRxB:VRxA = ‘10’, Gx = ‘0’. No Load VDD = 1.8V, VREF = 1.0V VRxB:VRxA = ‘11’, Gx = ‘0’. No Load VRxB:VRxA = ‘01’, Gx = ‘0’, No Load LSb LSb LSb LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) — — 12 LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) -15 ±1.5 +15 LSb Offset Error EOS (see C.7 “Offset Error (EOS)”) Offset Voltage VOSTC — ±10 — Temperature Coefficient Note 2 This parameter is ensured by characterization. Conditions LSb LSb LSb LSb LSb LSb LSb mV VRxB:VRxA = ‘00’, Gx = ‘0’, No Load µV/°C DS20005405A-page 9 MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) DC Characteristics All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. Parameters Sym. Min. Typ. Max. Units Full-Scale Error (see C.4 “Full-Scale Error (EFS)”) EFS — — 4.5 LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) — — 18 LSb Note 2 8-bit LSb LSb LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) — — 70 LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) This parameter is ensured by characterization. LSb DS20005405A-page 10 Conditions 10-bit LSb LSb LSb LSb LSb 12-bit Code = FFh, VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = 2.048V, No Load Code = FFh, VRxB:VRxA = ‘10’, Gx = ‘0’, VREF = 2.048V, No Load Code = FFh, VRxB:VRxA = ‘01’, Gx = ‘0’, VREF = 2.048V, No Load Code = FFh, VRxB:VRxA = ‘00’, No Load Code = 3FFh, VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = 2.048V, No Load Code = 3FFh, VRxB:VRxA = ‘10’, Gx = ‘0’, VREF = 2.048V, No Load Code = 3FFh, VRxB:VRxA = ‘01’, Gx = ‘0’, VREF = 2.048V, No Load Code = 3FFh, VRxB:VRxA = ‘00’, No Load Code = FFFh, VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = 2.048V, No Load Code = FFFh, VRxB:VRxA = ‘10’, Gx = ‘0’, VREF = 2.048V, No Load Code = FFFh, VRxB:VRxA = ‘01’, Gx = ‘0’, VREF = 2.048V, No Load Code = FFFh, VRxB:VRxA = ‘00’, No Load  2015 Microchip Technology Inc. MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Gain Error (see C.9 “Gain Error (EG)”)(9) Sym. Min. Typ. Max. EG -1.0 ±0.1 +1.0 -1.0 ±0.1 +1.0 -1.0 ±0.1 +1.0 — -3 — -2.5 — +0.5 Gain-Error Drift (see C.10 G/°C “Gain-Error Drift (EGD)”) ET Total Unadjusted Error (see C.6 “Total Unadjusted Error (ET)”)(2) See Section 2.0 “Typical Performance Curves” -10.0 — +2.0 See Section 2.0 “Typical Performance Curves” -40.0 — +8.0 See Section 2.0 “Typical Performance Curves” Note 2 Note 9 Units Conditions % of 8-bit FSR % of 10-bit FSR % of 12-bit FSR ppm/°C LSb 8-bit LSb LSb 10-bit LSb LSb LSb 12-bit Code = 250, No Load VRxB:VRxA = ‘00’, Gx = ‘0’ Code = 1000, No Load VRxB:VRxA = ‘00’, Gx = ‘0’ Code = 4000, No Load VRxB:VRxA = ‘00’, Gx = ‘0’ VRxB:VRxA = ‘00’. No Load. VDD = 1.8V, VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = 1.0V, No Load. VRxB:VRxA = ‘00’. No Load. VDD = 1.8V, VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = 1.0V, No Load. VRxB:VRxA = ‘00’. No Load. VDD = 1.8V, VRxB:VRxA = ‘11’, Gx = ‘0’, VREF = 1.0V, No Load. This parameter is ensured by characterization. This gain error does not include offset error.  2015 Microchip Technology Inc. DS20005405A-page 11 MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Sym. Min. Typ. Max. Units Integral Nonlinearity (see C.11 “Integral Nonlinearity (INL)”)(8, 11) INL -0.5 ±0.1 +0.5 LSb See Section 2.0 “Typical Performance Curves”(2) See Section 2.0 “Typical Performance Curves”(2) See Section 2.0 “Typical Performance Curves”(2) See Section 2.0 “Typical Performance Curves”(2) -1.5 ±0.4 +1.5 LSb See Section 2.0 “Typical Performance Curves”(2) See Section 2.0 “Typical Performance Curves”(2) See Section 2.0 “Typical Performance Curves”(2) See Section 2.0 “Typical Performance Curves”(2) -6 ±1.5 +6 LSb Note 2 Note 8 Note 11 LSb LSb LSb LSb LSb LSb LSb LSb Conditions 8-bit VRxB:VRxA = ‘10’ (codes: 6 to 250), VDD = VREF = 5.5V. VRxB:VRxA = ‘00’, ‘01’, ‘11’. VRxB:VRxA = ‘01’, VDD = 5.5V, Gx = ‘1’. VRxB:VRxA = ‘10’, ‘11’, VREF = 1.0V, Gx = ‘1’. VDD = 1.8V, VREF = 1.0V 10-bit VRxB:VRxA = ‘10’ (codes: 25 to 1000), VDD = VREF = 5.5V. VRxB:VRxA = ‘00’, ‘01’, ‘11’. VRxB:VRxA = ‘01’, VDD = 5.5V, Gx = ‘1’. VRxB:VRxA = ‘10’, ‘11’, VREF = 1.0V, Gx = ‘1’. VDD = 1.8V, VREF = 1.0V. 12-bit VRxB:VRxA = ‘10’ (codes: 100 to 4000), VDD = VREF = 5.5V. VRxB:VRxA = ‘00’, ‘01’, ‘11’. See Section 2.0 “Typical LSb Performance Curves”(2) See Section 2.0 “Typical LSb VRxB:VRxA = ‘01’, Performance Curves”(2) VDD = 5.5V, Gx = ‘1’. See Section 2.0 “Typical LSb VRxB:VRxA = ‘10’, ‘11’, Performance Curves”(2) VREF = 1.0V, Gx = ‘1’. See Section 2.0 “Typical LSb VDD = 1.8V, VREF = 1.0V. Performance Curves”(2) This parameter is ensured by characterization. INL and DNL are measured at VOUT with VRL = VDD (VRxB:VRxA = ‘00’). Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000. DS20005405A-page 12  2015 Microchip Technology Inc. MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Differential Nonlinearity (see C.12 “Differential Nonlinearity (DNL)”)(8, 11) Sym. Min. Typ. Max. Units DNL -0.25 ±0.0125 +0.25 LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) -0.5 ±0.05 +0.5 LSb See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) See Section 2.0 “Typical Performance Curves” (2) -1.0 ±0.2 +1.0 Note 2 Note 8 Note 11 LSb LSb LSb LSb LSb LSb LSb LSb LSb Conditions 8-bit VRxB:VRxA = ‘10’ (codes: 6 to 250), VDD = VREF = 5.5V. Char: VRxB:VRxA = ‘00’, ‘01’, ‘11’. Char: VRxB:VRxA = ‘01’, VDD = 5.5V, Gx = ‘1’. Char: VRxB:VRxA = ‘10’, ‘11’, VREF = 1.0V, Gx = ‘1’. VDD = 1.8V 10-bit VRxB:VRxA = ‘10’ (codes: 25 to 1000), VDD = VREF = 5.5V. Char: VRxB:VRxA = ‘00’, ‘01’, ‘11’. Char: VRxB:VRxA = ‘01’, VDD = 5.5V, Gx = ‘1’. Char: VRxB:VRxA = ‘10’, ‘11’, VREF = 1.0V, Gx = ‘1’. VDD = 1.8V 12-bit VRxB:VRxA = ‘10’ (codes: 100 to 4000), VDD = VREF = 5.5V. Char: VRxB:VRxA = ‘00’, ‘01’, ‘11’. See Section 2.0 “Typical LSb Performance Curves” (2) See Section 2.0 “Typical LSb Char: VRxB:VRxA = ‘01’, Performance Curves” (2) VDD = 5.5V, Gx = ‘1’. See Section 2.0 “Typical LSb Char: VRxB:VRxA = ‘10’, ‘11’, Performance Curves” (2) VREF = 1.0V, Gx = ‘1’. See Section 2.0 “Typical LSb VDD = 1.8V Performance Curves” (2) This parameter is ensured by characterization. INL and DNL are measured at VOUT with VRL = VDD (VRxB:VRxA = ‘00’). Code Range dependent on resolution: 8-bit, codes 6 to 250; 10-bit, codes 25 to 1000; 12-bit, 100 to 4000.  2015 Microchip Technology Inc. DS20005405A-page 13 MCP47FVBXX DC CHARACTERISTICS (CONTINUED) Standard Operating Conditions (unless otherwise specified) Operating Temperature –40°C  TA  +125°C (Extended) All parameters apply across the specified operating ranges unless noted. VDD = +2.7V to 5.5V, VREF = +2.048V to VDD, VSS = 0V, Gx = ‘0’, RL = 5 k from VOUT to GND, CL = 100 pF. Typical specifications represent values for VDD = 5.5V, TA = +25°C. DC Characteristics Parameters Sym. Min. Typ. Max. Units -3 dB Bandwidth (see C.16 “-3 dB Bandwidth”) BW — 86.5 — kHz — 67.7 — kHz VOUT(MIN) — 0.01 — VOUT(MAX) — — PM — VDD – 0.04 66 — SR ISC — 3 0.44 9 — 14 VBG VBGTC 1.18 — 1.22 15 1.26 — V ppm/°C 2.0 2.2 — — 5.5 5.5 V V VREF pin voltage stable VOUT output linear VSS VSS — — — — 1 -64 VDD – 0.04 VDD — — V V pF dB VRxB:VRxA = ‘11’ (Buffered mode) VRxB:VRxA = ‘10’ (Unbuffered mode) VRxB:VRxA = ‘10’ (Unbuffered mode) VREF = 2.048V ± 0.1V, VRxB:VRxA = ‘10’, Gx = ‘0’, Frequency = 1 kHz Output Amplifier Minimum Output Voltage Maximum Output Voltage Phase Margin Slew Rate (10) Short-Circuit Current Internal Band Gap Band Gap Voltage Band Gap Voltage Temperature Coefficient Operating Range (VDD) External Reference (VREF) Input Range (1) VREF Input Capacitance Total Harmonic Distortion (1) CREF THD Conditions VREF = 2.048V ± 0.1V, VRxB:VRxA = ‘10’, Gx = ‘0’ VREF = 2.048V ± 0.1V, VRxB:VRxA = ‘10’, Gx = ‘1’ 1.8V  VDD  5.5V, Output Amplifier’s minimum drive V 1.8V  VDD  5.5V, Output Amplifier’s maximum drive Degree CL = 400 pF, RL =  (°) V/µs RL = 5 k mA DAC code = Full Scale V Dynamic Performance Major Code — 45 — nV-s 1 LSb change around major carry Transition Glitch (see (7FFh to 800h) C.14 “Major-Code Transition Glitch”) Digital Feedthrough — VPOR VOUT driven to VOUT disabled Power-Down Output Disable Time Delay TPDD — 10.5 — µs PDxB:PDxA = ‘11’, ‘10’, or ‘01’ -> “00” started from falling edge of the SCL at the end of the 8th clock cycle. Volatile DAC register = FFh, VOUT = 10 mV. VOUT not connected. Power-Down Output Enable Time Delay TPDE — 1 — µs PDxB:PDxA = “00”  ‘11’, ‘10’, or ‘01’ started from falling edge of the SCL at the end of the 8th clock cycle. VOUT = VOUT - 10 mV. VOUT not connected. DS20005405A-page 18 Max. Units Conditions  2015 Microchip Technology Inc. MCP47FVBXX SCL 91 90 93 92 SDA Start Condition 96 94 95 ACK/ACK Pulse Stop Condition 96 LAT I2C™ Bus Start/Stop Bits Timing Waveforms. FIGURE 1-4: VIH SCL 93 91 90 92 111 SDA VIL Start Condition FIGURE 1-5: Stop Condition I2C™ Bus Start/Stop Bits Timing Waveforms.  2015 Microchip Technology Inc. DS20005405A-page 19 MCP47FVBXX I2C BUS START/STOP BITS AND LAT REQUIREMENTS TABLE 1-3: I2C™ AC Characteristics Param. Symbol No. Standard Operating Conditions (unless otherwise specified) Operating Temperature –40C  TA  +125C (Extended) Operating Voltage range is described in DC Characteristics Characteristic 90 91 92 93 Cb TSU:STA THD:STA TSU:STO THD:STO Max. Units 0 100 kHz Fast Mode 0 400 kHz Cb = 400 pF, 2.7V - 5.5V High-Speed 1.7 0 1.7 MHz Cb = 400 pF, 4.5V - 5.5V Cb = 100 pF, 4.5V - 5.5V Standard Mode FSCL D102 Min. Bus Capacitive Loading Start Condition Setup Time (Only relevant for repeated Start condition) Start Condition Hold time (After this period the first clock pulse is generated) Stop Condition Setup Time Stop Condition Hold Time High-Speed 3.4 0 3.4 MHz 100 kHz mode — 400 pF 400 kHz mode — 400 pF 1.7 MHz mode — 400 pF 3.4 MHz mode — 100 pF 100 kHz mode 4700 — ns 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 100 kHz mode 4000 — ns 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 100 kHz mode 4000 — ns 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode 160 — ns 100 kHz mode 4000 — ns 400 kHz mode 600 — ns 1.7 MHz mode 160 — ns 3.4 MHz mode Conditions Cb = 400 pF, 1.8V - 5.5V(2) Note 2 Note 2 Note 2 Note 2 160 — ns 94 TLATSU LAT ↑ to SCL↑ (write data ACK bit) Setup Time 10 — ns Write Data delayed(3) 95 TLATHD SCL ↑ to LAT↑ (write data ACK bit) Hold Time 250 — ns Write Data delayed(3) 96 TLAT LAT High or Low Time 50 — ns 97 THVCSU HVC High to SCL High (of Start condition) – Setup Time 25 — µs High-Voltage Commands 98 THVCHD SCL Low (of Stop condition) to HVC Low – Hold Time 25 — µs High-Voltage Commands Note 2 Not Tested. This parameter ensured by characterization. Note 3 The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in VOUT is delayed or not. DS20005405A-page 20  2015 Microchip Technology Inc. MCP47FVBXX 103 102 100 101 SCL 90 106 91 92 107 SDA In 110 109 109 SDA Out I2C™ Bus Timing Waveforms. FIGURE 1-6: TABLE 1-4: I2C BUS REQUIREMENTS (SLAVE MODE) I2C™ AC Characteristics Param. No. Sym. 100 THIGH 101 102A(2) 102B(2) Note 2 TLOW TRSCL TRSDA Standard Operating Conditions (unless otherwise specified) Operating Temperature –40C  TA  +125C (Extended) Operating Voltage range is described in DC Characteristics Characteristic Clock high time Clock low time SCL rise time SDA rise time Min. Max. Units Conditions 100 kHz mode 4000 — ns 1.8V-5.5V(2) 400 kHz mode 600 — ns 2.7V-5.5V 1.7 MHz mode 120 — ns 4.5V-5.5V 3.4 MHz mode 60 — ns 4.5V-5.5V 100 kHz mode 4700 — ns 1.8V-5.5V(2) 400 kHz mode 1300 — ns 2.7V-5.5V 1.7 MHz mode 320 — ns 4.5V-5.5V 3.4 MHz mode 160 — ns 4.5V-5.5V Cb is specified to be from 10 to 400 pF (100 pF maximum for 3.4 MHz mode) 100 kHz mode — 1000 ns 400 kHz mode 20 + 0.1Cb 300 ns 1.7 MHz mode 20 80 ns 1.7 MHz mode 20 160 ns 3.4 MHz mode 10 40 ns 3.4 MHz mode 10 80 ns After a Repeated Start condition or an Acknowledge bit Cb is specified to be from 10 to 400 pF (100 pF maximum for 3.4 MHz mode) 100 kHz mode — 1000 ns 400 kHz mode 20 + 0.1Cb 300 ns 1.7 MHz mode 20 160 ns 3.4 MHz mode 10 80 ns After a Repeated Start condition or an Acknowledge bit Not Tested. This parameter ensured by characterization.  2015 Microchip Technology Inc. DS20005405A-page 21 MCP47FVBXX TABLE 1-5: I2C BUS REQUIREMENTS (SLAVE MODE) (CONTINUED) I2C™ AC Characteristics Param. No. Sym. 103A(2) TFSCL 103B (2) 106 107 109 TFSDA THD:DAT TSU:DAT TAA Standard Operating Conditions (unless otherwise specified) Operating Temperature –40C  TA  +125C (Extended) Operating Voltage range is described in DC Characteristics Characteristic SCL fall time SDA fall time Data input hold time Data input setup time Output valid from clock 111 TBUF TSP Bus free time Input filter spike suppression (SDA and SCL) Max. Units 100 kHz mode — 300 ns 400 kHz mode 20 + 0.1Cb 300 ns 1.7 MHz mode 20 80 ns 3.4 MHz mode 10 40 ns 100 kHz mode — 300 ns Conditions Cb is specified to be from 10 to 400 pF (100 pF maximum for 3.4 MHz mode)(4) Cb is specified to be from 10 to 400 pF (100 pF maximum for 3.4 MHz mode)(4) 400 kHz mode 20 + 0.1Cb 300 ns 1.7 MHz mode 20 160 ns 3.4 MHz mode 10 80 ns 100 kHz mode 0 — ns 1.8V-5.5V(2, 5) 400 kHz mode 0 — ns 2.7V-5.5V(5) 1.7 MHz mode 0 — ns 4.5V-5.5V(5) 3.4 MHz mode 0 — ns 4.5V-5.5V(5) 100 kHz mode 250 — ns Note 2, Note 6 Note 6 400 kHz mode 100 — ns 1.7 MHz mode 10 — ns 3.4 MHz mode 10 — ns 100 kHz mode — 3450 ns 400 kHz mode — 900 ns Note 7 1.7 MHz mode — 150 ns Cb = 100 pF(7, 8) — 310 ns Cb = 400 pF(2, 7) — 150 ns Cb = 100 pF(7) Time the bus must be free before a new transmission can start(2) 3.4 MHz mode 110 Min. Note 2, Note 7 100 kHz mode 4700 — ns 400 kHz mode 1300 — ns 1.7 MHz mode N.A. — ns 3.4 MHz mode N.A. — ns 100 kHz mode — 50 ns 400 kHz mode — 50 ns 1.7 MHz mode — 10 ns Spike suppression 3.4 MHz mode — 10 ns Spike suppression NXP Spec states N.A.(2) Note 2 Not Tested. This parameter ensured by characterization. Note 4 Use Cb in pF for the calculations. Note 5 A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition. Note 6 A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the requirement tSU;DAT  250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before the SCL line is released. Note 7 As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. Note 8 Ensured by the TAA 3.4 MHz specification test. DS20005405A-page 22  2015 Microchip Technology Inc. MCP47FVBXX Timing Table Notes: 1. 2. 3. 4. 5. 6. 7. 8. Within 1/2 LSb of final value when code changes from 1/4 to 3/4 of FSR. (Example: 400h to C00h in 12- bit device). Not Tested. This parameter ensured by characterization. The transition of the LAT signal between 10 ns before the rising edge (Spec 94) and 250 ns after the rising edge (Spec 95) of the SCL signal is indeterminate whether the change in VOUT is delayed or not. Use Cb in pF for the calculations. A Master Transmitter must provide a delay to ensure that difference between SDA and SCL fall times do not unintentionally create a Start or Stop condition. A fast-mode (400 kHz) I2C-bus device can be used in a standard-mode (100 kHz) I2C-bus system, but the requirement tSU;DAT  250 ns must then be met. This will automatically be the case if the device does not stretch the Low period of the SCL signal. If such a device does stretch the Low period of the SCL signal, it must output the next data bit to the SDA line TR max.+tSU;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I2C bus specification) before the SCL line is released. As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (minimum 300 ns) of the falling edge of SCL to avoid unintended generation of Start or Stop conditions. Ensured by the TAA 3.4 MHz specification test.  2015 Microchip Technology Inc. DS20005405A-page 23 MCP47FVBXX TEMPERATURE SPECIFICATIONS Electrical Specifications: Unless otherwise indicated, VDD = +2.7V to +5.5V, VSS = GND. Parameters Symbol Min. Typical Max. Units Specified Temperature Range TA -40 — +125 °C Operating Temperature Range TA -40 — +125 °C Storage Temperature Range TA -65 — +150 °C JA — 139 — °C/W Conditions Temperature Ranges Note 1 Thermal Package Resistances Thermal Resistance, 8L-TSSOP Note 1: The MCP47FVBXX devices operate over this extended temperature range, but with reduced performance. Operation in this range must not cause TJ to exceed the Maximum Junction Temperature of +150°C. DS20005405A-page 24  2015 Microchip Technology Inc. MCP47FVBXX 2.0 Note: TYPICAL PERFORMANCE CURVES The device Performance Curves are available in a separate document. This is done to keep the file size of this PDF document less than the 10 MB file attachment limit of many mail servers. The MCP47FXBXX Performance Curves document is literature number DS20005378, and can be found on the Microchip website. Look at the MCP47FVBXX product page under “Documentation and Software”, in the Data Sheets category.  2015 Microchip Technology Inc. DS20005405A-page 25 MCP47FVBXX NOTES: DS20005405A-page 26  2015 Microchip Technology Inc. MCP47FVBXX 3.0 PIN DESCRIPTIONS Overviews of the pin functions are provided in Sections 3.1 “Positive Power Supply Input (VDD)” through Section 3.8 “I2C - Serial Data Pin (SDA)”. The descriptions of the pins for the single-DAC output device are listed in Table 3-1, and descriptions for the dual-DAC output device are listed in Table 3-2. TABLE 3-1: MCP47FVBX1 (SINGLE-DAC) PINOUT DESCRIPTION Pin Symbol I/O Buffer Type Standard Function TSSOP-8L 1 VDD — P Supply Voltage pin 2 VREF0 A Analog Voltage Reference Input pin 3 VOUT0 A Analog Buffered analog voltage output pin 4 NC — — Not Internally Connected 5 VSS — P Ground reference pin for all circuitries on the device 6 LAT0/HVC I HV ST 7 SCL I ST I2C™ Serial Clock pin 8 SDA I/O ST I2C Serial Data pin Legend: TABLE 3-2: A = Analog I = Input DAC register Latch/High-Voltage Command pin. Latch pin allows the value in the Serial Shift register to transfer to the volatile DAC register. High-Voltage command allows User Configuration bits to be written. ST = Schmitt Trigger O = Output I/O = Input/Output P = Power MCP47FVBX2 (DUAL-DAC) PINOUT DESCRIPTION Pin Symbol I/O Buffer Type Standard Function TSSOP-8 1 VDD — P Supply Voltage pin 2 VREF A Analog Voltage Reference Input pin (for DAC0 or DAC0 and DAC1) 3 VOUT0 A Analog Buffered analog voltage output 0 pin (DAC0 output) 4 VOUT1 A Analog Buffered analog voltage output 1 pin (DAC1 output) 5 VSS — P Ground reference pin for all circuitries on the device 6 LAT/HVC I HV ST 7 SCL I ST I2C™ Serial Clock pin 8 SDA I/O ST I2C Serial Data pin Legend: A = Analog I = Input  2015 Microchip Technology Inc. DAC register Latch/High-Voltage Command pin. Latch pin allows the value in the Serial Shift register to transfer to the volatile DAC register(s) (for DAC0 or DAC0 and DAC1). High-Voltage command allows User Configuration bits to be written. ST = Schmitt Trigger O = Output I/O = Input/Output P = Power DS20005405A-page 27 MCP47FVBXX 3.1 Positive Power Supply Input (VDD) VDD is the positive supply voltage input pin. The input supply voltage is relative to VSS. The power supply at the VDD pin should be as clean as possible for a good DAC performance. It is recommended to use an appropriate bypass capacitor of about 0.1 µF (ceramic) to ground. An additional 10 µF capacitor (tantalum) in parallel is also recommended to further attenuate noise present in application boards. 3.2 Voltage Reference Pin (VREF) The VREF pin is either an input or an output. When the DAC’s voltage reference is configured as the VREF pin, the pin is an input. When the DAC’s voltage reference is configured as the internal band gap, the pin is an output. When the DAC’s voltage reference is configured as the VREF pin, there are two options for this voltage input: VREF pin voltage buffered or unbuffered. The buffered option is offered in cases where the external reference voltage does not have sufficient current capability to not drop it’s voltage when connected to the internal resistor ladder circuit. 3.5 Ground (VSS) The VSS pin is the device ground reference. The user must connect the VSS pin to a ground plane through a low-impedance connection. If an analog ground path is available in the application PCB (printed circuit board), it is highly recommended that the VSS pin be tied to the analog ground path or isolated within an analog ground plane of the circuit board. 3.6 Latch Pin (LAT) The LAT pin is used to force the transfer of the DAC register’s shift register to the DAC output register. This allows DAC outputs to be updated at the same time. The update of the VRxB:VRxA, PDxB:PDxA, Gx bits are also controlled by the LAT pin state. This pin supports the high voltage (VIHH) supported by the HVC pin of the nonvolatile family device’s (MCP47FEBXX). 3.7 I2C - Serial Clock Pin (SCL) See Section 5.2 “Voltage Reference Selection” and Register 4-2 for more details on the Configuration bits. The SCL pin is the serial clock pin of the I2C interface. The MCP47FVBXX’s I2C interface only acts as a slave and the SCL pin accepts only external serial clocks. The input data from the Master device is shifted into the SDA pin on the rising edges of the SCL clock and output from the device occurs at the falling edges of the SCL clock. The SCL pin is an open-drain N-channel driver. Therefore, it needs an external pull-up resistor from the VDD line to the SCL pin. Refer to Section 6.0 “I2C Serial Interface Module” for more details of I2C Serial Interface communication. 3.3 3.8 When the DAC’s voltage reference is configured as the device VDD, the VREF pin is disconnected from the internal circuit. When the DAC’s voltage reference is configured as the internal band gap, the VREF pin’s drive capability is minimal, so the output signal should be buffered. Analog Output Voltage Pin (VOUT) VOUT is the DAC analog voltage output pin. The DAC output has an output amplifier. The DAC output range is dependent on the selection of the voltage reference source (and potential Output Gain selection). These are: • Device VDD - The full-scale range of the DAC output is from VSS to approximately VDD. • VREF pin - The full-scale range of the DAC output is from VSS to G  VRL, where G is the gain selection option (1x or 2x). • Internal Band Gap - The full-scale range of the DAC output is from VSS to G  (2  VBG), where G is the gain selection option (1x or 2x). I2C - Serial Data Pin (SDA) The SDA pin is the serial data pin of the I2C interface. The SDA pin is used to write or read the DAC registers and Configuration bits. The SDA pin is an open-drain N-channel driver. Therefore, it needs an external pull-up resistor from the VDD line to the SDA pin. Except for Start and Stop conditions, the data on the SDA pin must be stable during the high period of the clock. The high or low state of the SDA pin can only change when the clock signal on the SCL pin is low. Refer to Section 6.0 “I2C Serial Interface Module” for more details of I2C Serial Interface communication. In Normal mode, the DC impedance of the output pin is about 1. In Power-Down mode, the output pin is internally connected to a known pull-down resistor of 1 k, 100 k, or open. The Power-Down selection bits settings are shown Register 4-3 (Table 5-5). 3.4 No Connect (NC) The NC pin is not connected to the device. DS20005405A-page 28  2015 Microchip Technology Inc. MCP47FVBXX 4.0 GENERAL DESCRIPTION The MCP47FVBX1 (MCP47FVB01, MCP47FVB11, and MCP47FVB21) devices are single-channel voltage output devices. MCP47FVBX2 (MCP47FVB02, MCP47FVB12, and MCP47FVB22) devices are dualchannel voltage output devices. These devices are offered with 8-bit (MCP47FVB0X), 10-bit (MCP47FVB1X) and 12-bit (MCP47FVB2X) resolution and include an I2C serial interface and a write latch (LAT) pin to control the update of the written DAC value to the DAC output pin. The devices use a resistor ladder architecture. The resistor ladder DAC is driven from a softwareselectable voltage reference source. The source can be either the device’s internal VDD, an external VREF pin voltage (buffered or unbuffered) or an internal band gap voltage source. The DAC output is buffered with a low power and precision output amplifier (op amp). This output amplifier provides a rail-to-rail output with low offset voltage and low noise. The gain (1x or 2x) of the output buffer is software configurable. 4.1 Power-on Reset/Brown-out Reset (POR/BOR) The internal Power-on Reset (POR)/Brown-out Reset (BOR) circuit monitors the power supply voltage (VDD) during operation. This circuit ensures correct device start-up at system power-up and power-down events. The device’s RAM retention voltage (VRAM) is lower than the POR/BOR voltage trip point (VPOR/VBOR). The maximum VPOR/VBOR voltage is less than 1.8V. POR occurs as the voltage is rising (typically from 0V), while BOR occurs as the voltage is falling (typically from VDD(MIN) or higher). The POR and BOR trip points are at the same voltage, and the condition is determined by whether the VDD voltage is rising or falling (see Figure 4-1). What occurs is different depending on if the reset is a POR or BOR reset. the electrical When VPOR/VBOR < VDD < 1.8V, performance may not meet the data sheet specifications. In this region, the device is capable of reading and writing to its volatile memory if the proper serial command is executed. The devices operates from a single supply voltage. This voltage is specified from 2.7V to 5.5V for full specified operation, and from 1.8V to 5.5V for digital operation. The device operates between 1.8V and 2.7V, but some device parameters are not specified. The main functional blocks are: • • • • • • Power-on Reset/Brown-out Reset (POR/BOR) Device Memory Resistor Ladder Output Buffer/VOUT Operation Internal Band Gap (Voltage Reference) I2C Serial Interface Module  2015 Microchip Technology Inc. DS20005405A-page 29 MCP47FVBXX 4.1.1 POWER-ON RESET 4.1.2 The Power-on Reset is the case where the device VDD is having power applied to it from the VSS voltage level. As the device powers-up, the VOUT pin will float to an unknown value. When the device’s VDD is above the transistor threshold voltage of the device, the output will start being pulled low. After the VDD is above the POR/BOR trip point (VBOR/VPOR), the resistor network’s wiper will be loaded with the POR value (mid-scale). The volatile memory determines the analog output (VOUT) pin voltage. After the device is powered-up, the user can update the device memory. When the rising VDD voltage crosses the VPOR trip point, the following occurs: • The default DAC POR value latched into volatile DAC register • The default DAC POR Configuration bit values latched into volatile Configuration bits • POR Status bit is set (‘1’) • The Reset Delay Timer (tPORD) starts; when the reset delay timer (tPORD) times out, the I2C serial interface is operational. During this delay time, the I2C interface will not accept commands. • The Device Memory Address pointer is forced to 00h. BROWN-OUT RESET The Brown-out Reset occurs when a device had power applied to it, and that power (voltage) drops below the specified range. When the falling VDD voltage crosses the VPOR trip point (BOR event), the following occurs: • Serial Interface is disabled • Device is forced into a power-down state (PDxB:PDxA = ‘11’). Analog circuitry is turned off. • Volatile DAC register is forced to 000h • Volatile configuration bits VRxB:VRxA and Gx are forced to ‘0’ If the VDD voltage decreases below the VRAM voltage, all volatile memory may become corrupted. As the voltage recovers above the VPOR/VBOR voltage see Section 4.1.1 “Power-on Reset”. Serial commands not completed due to a brown-out condition may cause the memory location to become corrupted. Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions. The analog output (VOUT) state will be determined by the state of the volatile Configuration bits and the DAC register. This is called a Power-on Reset (event). Figure 4-1 illustrates the conditions for power-up and power-down events under typical conditions. Volatile memory POR starts Reset Delay Timer. retains data value When timer times out, I2C™ interface can operate (if VDD  VDD(MIN)) Volatile memory becomes corrupted VDD(MIN) TPORD (20 µs max.) VPOR VBOR VRAM Normal Operation Device in unknown state Device in POR state POR reset forced active FIGURE 4-1: DS20005405A-page 30 Default Device configuration latched into volatile configuration bits and DAC register. POR status bit is set (‘1’) Below minimum operating voltage Device Device in in power unknown down state state BOR reset, volatile DAC register = 000h volatile VRxB:VRxA = 00 volatile Gx = 0 volatile PDxB:PDxA = 11 Power-on Reset Operation.  2015 Microchip Technology Inc. MCP47FVBXX 4.2 Device Memory User memory includes two types of memory: • Volatile Register Memory (RAM) • Device Configuration Memory Each memory address is 16 bits wide. The memory mapped register space is shown in Table 4-1. (see Section 4.2.2 “Device Configuration Memory”). 4.2.1 VOLATILE REGISTER MEMORY (RAM) There are up to six Volatile Memory locations: • • • • • DAC0 and DAC1 Output Value registers VREF Select register Power-Down Configuration register Gain and Status register WiperLock Technology Status register The volatile memory starts functioning when the device VDD is at (or above) the RAM retention voltage (VRAM). The volatile memory will be loaded with the default device values when the VDD rises across the VPOR/VBOR voltage trip point. Function 00h Volatile DAC0 register 01h 02h Address MEMORY MAP (x16) Address TABLE 4-1: Function 10h Reserved Volatile DAC1 register 11h Reserved Reserved 12h Reserved 03h Reserved 13h Reserved 04h Reserved 14h Reserved 05h Reserved 15h Reserved 06h Reserved 16h Reserved 07h Reserved 17h Reserved 08h VREF register 18h Reserved 09h Power-Down register 19h Reserved 0Ah Gain and Status register 1Ah Reserved 0Bh WiperLock Technology Status register 1Bh Reserved 0Ch Reserved 1Ch Reserved 0Dh Reserved 1Dh Reserved 0Eh Reserved 1Eh Reserved 0Fh Reserved 1Fh Reserved Volatile Memory address range Note 1: Nonvolatile Memory address range(1) Nonvolatile memory address range is shown to reflect memory map compatibility with the MCP47FEBXX family of devices.  2015 Microchip Technology Inc. DS20005405A-page 31 MCP47FVBXX 4.2.2 DEVICE CONFIGURATION MEMORY High-Voltage Commands (Enable or Disable) to any unimplemented Configuration bits will result in a Command Error condition (NACK). The STATUS register is described in Register 4-4. 4.2.3 UNIMPLEMENTED REGISTER BITS Read Commands of a valid location will read unimplemented bits as ‘0’. 4.2.4 4.2.4.1 Default Factory POR Memory State Table 4-2 shows the default factory POR initialization of the device memory map for the 8-, 10- and 12-bit devices. UNIMPLEMENTED (RESERVED) LOCATIONS Normal (Voltage) Commands (Read or Write) to any unimplemented memory address (Reserved) will result in a Command Error condition (NACK). Read Commands of a reserved location will read bits as ‘1’. FACTORY DEFAULT POR / BOR VALUES 1FFh 7FFh 7Fh 1FFh 12-bit 12-bit 7Fh Function 10-bit 01h Volatile DAC1 register 10-bit 00h Volatile DAC0 register 8-bit Function POR/BOR Value 8-bit Address POR/BOR Value Address TABLE 4-2: 10h Reserved (1) FFh 3FFh FFFh 7FFh 11h Reserved (1) FFh 3FFh FFFh 12h Reserved (1) FFh 3FFh FFFh 13h Reserved (1) FFh 3FFh FFFh (1) 02h Reserved (1) 03h Reserved (1) 04h Reserved (1) FFh 3FFh FFFh 14h Reserved FFh 3FFh FFFh 05h Reserved (1) FFh 3FFh FFFh 15h Reserved (1) FFh 3FFh FFFh FFFh 16h Reserved (1) FFh 3FFh FFFh 17h Reserved (1) FFh 3FFh FFFh 18h Reserved (1) FFh 3FFh FFFh 19h Reserved (1) FFh 3FFh FFFh 1Ah Reserved (1) FFh 3FFh FFFh 1Bh Reserved (1) FFh 3FFh FFFh FFFh 1Ch Reserved (1) FFh 3FFh FFFh (1) 06h Reserved (1) 07h Reserved (1) 08h VREF register 09h Power-Down register 0Ah Gain and Status register 0Bh WiperLock Technology Status register 0Ch Reserved (1) FFh FFh FFh FFh 3FFh 3FFh 3FFh 3FFh FFFh FFFh FFFh 0000h 0000h 0000h 0000h 0000h 0000h 0080h 0080h 0080h 0000h 0000h 0000h FFh 3FFh (1) FFh 3FFh FFFh 1Dh Reserved FFh 3FFh FFFh 0Eh Reserved (1) FFh 3FFh FFFh 1Eh Reserved (1) FFh 3FFh FFFh 0Fh Reserved (1) FFh 3FFh FFFh 1Fh Reserved (1) FFh 3FFh FFFh 0Dh Reserved Volatile Memory address range Note 1: Nonvolatile Memory address range I2C Reading a reserved memory location will result in the command to Not ACK the command byte. The device data bits will output all ‘1’s. A Start condition will reset the I2C interface. DS20005405A-page 32  2015 Microchip Technology Inc. MCP47FVBXX 4.2.5 DEVICE REGISTERS Register 4-1 shows the format of the DAC Output Value registers for the volatile memory locations. These registers will be either 8 bits, 10 bits, or 12 bits wide. The values are right justified. REGISTER 4-1: 12-bit DAC0 AND DAC1 REGISTERS (VOLATILE) U-0 U-0 U-0 U-0 — — — — D11 D10 (1) (1) R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 D09 D08 D07 D06 D05 D04 D03 D02 D01 D00 10-bit — — — — — — D09 D08 D07 D06 D05 D04 D03 D02 D01 D00 8-bit — — — — —(1) —(1) —(1) —(1) D07 D06 D05 D04 D03 D02 D01 D00 bit 15 bit 0 Legend: R = Readable bit -n = Value at POR = 12-bit device 12-bit 10-bit W = Writable bit ‘1’ = Bit is set = 10-bit device U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared = 8-bit device x = Bit is unknown 8-bit bit 15-12 bit 15-10 bit 15-8 Unimplemented: Read as ‘0’ bit 11-0 — — D11-D00: DAC Output value - 12-bit devices FFFh = Full-Scale output value 7FFh = Mid-Scale output value 000h =Zero-Scale output value — bit 9-0 — D09-D00: DAC Output value - 10-bit devices 3FFh = Full-Scale output value 1FFh = Mid-Scale output value 000h =Zero-Scale output value — — bit 7-0 D07-D00: DAC Output value - 8-bit devices FFh = Full-Scale output value 7Fh = Mid-Scale output value 000h =Zero-Scale output value Note 1: Unimplemented bit, read as ‘0’.  2015 Microchip Technology Inc. DS20005405A-page 33 MCP47FVBXX Register 4-2 shows the format of the Voltage Reference Control register. Each DAC has two bits to control the source of the voltage reference of the DAC. This register is for the volatile memory locations. The width of this register is 2 times the number of DACs for the device. REGISTER 4-2: VOLTAGE REFERENCE (VREF) CONTROL REGISTER (ADDRESS 08h) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 Single — — — — — — — — — — — — Dual — — — — — — — — — — — — R/W-0 R/W-0 R/W-0 R/W-0 —(1) —(1) VR0B VR0A VR1B VR1A VR0B VR0A bit 15 bit 0 Legend: R = Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set = Single-channel device U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared = Dual-channel device x = Bit is unknown Single Dual bit 15-2 bit 15-4 Unimplemented: Read as ‘0’ bit 1-0 bit 3-0 VRxB-VRxA: DAC Voltage Reference Control bits 11 = VREF pin (Buffered); VREF buffer enabled. 10 = VREF pin (Unbuffered); VREF buffer disabled. 01 = Internal Band Gap (1.22V typical); VREF buffer enabled. VREF voltage driven when powered-down. 00 = VDD (Unbuffered); VREF buffer disabled. Use this state with Power-down bits for lowest current. Note 1: Unimplemented bit, read as ‘0’. DS20005405A-page 34  2015 Microchip Technology Inc. MCP47FVBXX Register 4-3 shows the format of the Power-Down Control register. Each DAC has two bits to control the Power-Down state of the DAC. This register is for the volatile memory locations. The width of this register is 2 times the number of DACs for the device. REGISTER 4-3: POWER-DOWN CONTROL REGISTER (ADDRESS 09h) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 Single — — — — — — — — — — — — —(1) Dual — — — — — — — — — — — — PB1B PB1A PB0B PB0A R/W-0 R/W-0 R/W-0 R/W-0 —(1) PB0B PB0A bit 15 bit 0 Legend: R = Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set = Single-channel device U = Unimplemented bit, read as ‘0’ ‘0’ = Bit is cleared = Dual-channel device x = Bit is unknown Single Dual bit 15-2 bit 15-4 Unimplemented: Read as ‘0’ bit 1-0 bit 3-0 PBxB-PBxA: DAC Power-Down Control bits(2) 11 = Powered Down - VOUT is open circuit. 10 = Powered Down - VOUT is loaded with a 100 k resistor to ground. 01 = Powered Down - VOUT is loaded with a 1 k resistor to ground. 00 = Normal Operation (Not powered-down). Note 1: 2: Unimplemented bit, read as ‘0’. See Table 5-5 and Figure 5-10 for more details.  2015 Microchip Technology Inc. DS20005405A-page 35 MCP47FVBXX Register 4-4 shows the format of the Gain Control and System Status register. Each DAC has one bit to control the gain of the DAC and three Status bits. This register is for the volatile memory locations. REGISTER 4-4: Single Dual GAIN CONTROL AND SYSTEM STATUS REGISTER (ADDRESS 0Ah) U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0 — — — — — — —(1) G0 POR — — — — — — — — — — — — — G1 G0 POR — — — — — — R/W-0 R/W-0 R/C-1 bit 15 — bit 0 Legend: R = Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set = Single-channel device C = Clearable bit ‘0’ = Bit is cleared = Dual-channel device U = Unimplemented bit, read as ‘0’ x = Bit is unknown Single Dual bit 15-9 bit 15-10 Unimplemented: Read as ‘0’ — bit 9 G1: DAC1 Output Driver Gain control bits (Dual-Channel Device only) 1 = 2x Gain. Not applicable when VDD is used as VRL. 0 = 1x Gain. bit 8 bit 8 G0: DAC0 Output Driver Gain control bits 1 = 2x Gain. Not applicable when VDD is used as VRL. 0 = 1x Gain. bit 7 bit 7 POR: Power-on Reset (Brown-out Reset) Status bit This bit indicates if a Power-on Reset (POR) or Brown-out Reset (BOR) event has occurred since the last read command of this register. Reading this register clears the state of the POR Status bit. 1 = A POR (BOR) event occurred since the last read of this register. Reading this register clears this bit. 0 = A POR (BOR) event has not occurred since the last read of this register. bit 6-0 bit 6-0 Unimplemented: Read as ‘0’ Note 1: Unimplemented bit, read as ‘0’. DS20005405A-page 36  2015 Microchip Technology Inc. MCP47FVBXX 5.0 The functional blocks of the DAC include: DAC CIRCUITRY • • • • • • The Digital to Analog Converter circuitry converts a digital value into its analog representation. The description describes the functional operation of the device. The DAC Circuit uses a resistor ladder implementation. Devices have up to two DACs. Figure 5-1 shows the functional block diagram for the MCP47FVBXX DAC circuitry. VDD Voltage Reference Selection Resistor Ladder Voltage Reference Selection Output Buffer/VOUT Operation Internal Band Gap (as a voltage reference) Latch Pin (LAT) Power-Down Operation Power-Down Operation PD1:PD0 and VREF1:VREF0 VREF + - VDD VDD VREF1:VREF0 PD1:PD0 and BGEN Band Gap (1.22V typical) VREF1:VREF0 PD1:PD0 VDD A (RL) RS(2n) DAC Output Selection Power-Down Operation PD1:PD0 VW VOUT + RS(2n - 1) - Output Buffer/VOUT Operation RRL RS(2n - 3) 100 k PD1:PD0 Gain (1x or 2x) RS(2n - 2) 1 k VRL Internal Band Gap Power-Down Operation (~140 k) DAC Register Value V W = ----------------------------------------------------------------------  V RL # Resistor in Resistor Ladder RS(2) Where: # Resistors in Resistor Ladder = 256 (MCP47FVB0X) Resistor Ladder 1024 (MCP47FVB1X) RS(1) 4096 (MCP47FVB2X) B FIGURE 5-1: MCP47FVBXX DAC Module Block Diagram.  2015 Microchip Technology Inc. DS20005405A-page 37 MCP47FVBXX 5.1 Resistor Ladder PD1:PD0 The Resistor Ladder is a digital potentiometer with the B Terminal internally grounded and the A Terminal connected to the selected reference voltage (see Figure 5-2). The volatile DAC register controls the wiper position. The wiper voltage (VW) is proportional to the DAC register value divided by the number of resistor elements (RS) in the ladder (256, 1024 or 4096) related to the VRL voltage. The output of the resistor network will drive the input of an output buffer. VRL DAC register RS(2n) 2n - 1 RW (1) RS(2n - 1) RRL 2n - 2 RW (1) RS(2n - 2) The Resistor Network is made up of these three parts: VW • Resistor Ladder (string of RS elements) • Wiper switches • DAC register decode The resistor ladder (RRL) has a typical impedance of approximately 140 k. This resistor ladder resistance (RRL) may vary from device to device up to ±20%. Since this is a voltage divider configuration, the actual RRL resistance does not affect the output given a fixed voltage at VRL. Equation 5-1 shows the calculation for the step resistance. Note: The maximum wiper position is 2n – 1, while the number of resistors in the resistor ladder is 2n. This means that when the DAC register is at full scale, there is one resistor element (RS) between the wiper and the VRL voltage. If the unbuffered VREF pin is used as the VRL voltage source, this voltage source should have a low output impedance. When the DAC is powered-down, the resistor ladder is disconnected from the selected reference voltage. DS20005405A-page 38 1 RW RS(1) (1) 0 (1) RW Analog Mux DAC Register Value V W = ----------------------------------------------------------------------  V RL # Resistor in Resistor Ladder Where: # Resistors in R-Ladder = 256 (MCP47FVB0X) 1024 (MCP47FVB1X) 4096 (MCP47FVB2X) Note 1: The analog switch resistance (RW) does not affect performance due to the voltage divider configuration. FIGURE 5-2: Block Diagram. Resistor Ladder Model EQUATION 5-1: RS CALCULATION RRL R S = ------------ 256  8-bit Device R RL R S = --------------- 1024  10-bit Device R RL R S = --------------- 4096  12-bit Device  2015 Microchip Technology Inc. MCP47FVBXX Voltage Reference Selection The resistor ladder has up to four sources for the reference voltage. Two user control bits (VREF1:VREF0) are used to control the selection, with the selection connected to the VRL node (see Figures 5-3 and 5-4). The four voltage source options for the Resistor Ladder are: 1. 2. 3. 4. VDD pin voltage Internal Voltage Reference (VBG) VREF pin voltage unbuffered VREF pin voltage internally buffered The selection of the voltage is specified with the volatile VREF1:VREF0 configuration bits (see Register 4-2). On a POR/BOR event, the default configuration state is latched into the volatile VREF1:VREF0 configuration bits. VREF1:VREF0 VREF VDD Band Gap FIGURE 5-3: Resistor Ladder Reference Voltage Selection Block Diagram. VDD PD1:PD0 and VREF1:VREF0 VREF + VRL If the VREF pin is selected, then select between the buffered or unbuffered mode. - UNBUFFERED MODE The VREF pin voltage may be from VSS to VDD. VDD Note 1: The voltage source should have a low output impedance. If the voltage source has a high output impedance, then the voltage on the VREF’s pin would be lower than expected. The resistor ladder has a typical impedance of 140 k and a typical capacitance of 29 pF. 2: If the VREF pin is tied to the VDD voltage, VDD mode (VREF1:VREF0 = ‘00’) is recommended. 5.2.2 VRL Buffer When the user selects the VDD as reference, the VREF pin voltage is not connected to the resistor ladder. 5.2.1 Reference Selection 5.2 BUFFERED MODE The VREF pin voltage may be from 0.01V to VDD 0.04V. The input buffer (amplifier) provides low offset voltage, low noise, and a very high input impedance, with only minor limitations on the input range and frequency response. Note 1: Any variation or noises on the reference source can directly affect the DAC output. The reference voltage needs to be as clean as possible for accurate DAC performance. 2: If the VREF pin is tied to the VDD voltage, VDD mode (VREF1:VREF0 = ‘00’) is recommended.  2015 Microchip Technology Inc. VDD VREF1:VREF0 VREF1:VREF0 PD1:PD0 and BGEN Band Gap (1) (1.22V typical) Note 1: The Band Gap voltage (VBG) is 1.22V typical. The band gap output goes through the buffer with a 2x gain to create the VRL voltage. See Section 5.4 “Internal Band Gap” for addition information on the band gap circuit. FIGURE 5-4: Reference Voltage Selection Implementation Block Diagram. 5.2.3 BANDGAP MODE If the Internal Band Gap is selected, then the external VREF pin should not be driven and only use high-impedance loads. Decoupling capacitors are recommended for optimal operation. The band gap output is buffered, but the internal switches limit the current that the output should source to the VREF pin. The resistor ladder buffer is used to drive the Band Gap voltage for the cases of multiple DAC outputs. This ensures that the resistor ladders are always properly sourced when the band gap is selected. DS20005405A-page 39 MCP47FVBXX 5.3 Output Buffer/VOUT Operation TABLE 5-1: The Output Driver buffers the wiper voltage (VW) of the Resistor Ladder. The DAC output is buffered with a low power and precision output amplifier (op amp). This amplifier provides a rail-to-rail output with low offset voltage and low noise. The amplifier’s output can drive the resistive and high-capacitive loads without oscillation. The amplifier provides a maximum load current which is enough for most programmable voltage reference applications. Refer to Section 1.0 “Electrical Characteristics” for the specifications of the output amplifier. The load resistance must keep higher than 5 k for the stable and expected analog output (to meet electrical specifications). Note: Figure 5-5 shows a block diagram of the output driver circuit. OUTPUT DRIVER GAIN Gain Bit Gain 0 1 1 2 5.3.1 Comment Limits VREF pin voltages relative to device VDD voltage. PROGRAMMABLE GAIN The amplifier’s gain is controlled by the Gain (G) configuration bit (see Register 4-4) and the VRL reference selection (see Register 4-2). When the VRL reference selection is the device’s VDD voltage, the G bit is ignored and a gain of 1 is used. The volatile G bit value can be modified by: • POR event • BOR event • I2C Write commands • I2C General Call Reset command The user can select the output gain of the output amplifier. Gain options are: a) b) Gain of 1, with either VDD or VREF pin used as reference voltage. Gain of 2, only when VREF pin or Internal Band Gap is used as reference voltage. The VREF pin voltage should be limited to VDD/2. Power-down logic also controls the output buffer operation (see Section 5.6 “Power-Down Operation” for additional information on Power-down). In any of the three Power-Down modes, the op amp is powereddown and its output becomes a high impedance to the VOUT pin. Table 5-1 shows the gain bit operation. When the reference voltage selection (VRL) is the device’s VDD voltage, the G bit is ignored and a gain of 1 is used. VDD PD1:PD0 VW VOUT + - 1 k 100 k PD1:PD0 Gain(1) Note 1: Gain options are 1x and 2x. FIGURE 5-5: DS20005405A-page 40 Output Driver Block Diagram.  2015 Microchip Technology Inc. MCP47FVBXX 5.3.2 OUTPUT VOLTAGE The volatile DAC register values, along with the device’s configuration bits, control the analog VOUT voltage. The volatile DAC register’s value is unsigned binary. The formula for the output voltage is provided in Equation 5-2. Table 5-3 shows examples of volatile DAC register values and the corresponding theoretical VOUT voltage for the MCP47FVBXX devices. EQUATION 5-2: CALCULATING OUTPUT VOLTAGE (VOUT) V RL  DAC Register Value VOUT = ----------------------------------------------------------------------  Gain # Resistor in Resistor Ladder 5.3.3 STEP VOLTAGE (VS) The Step Voltage is dependent on the device resolution and the calculated output voltage range. One LSb is defined as the ideal voltage difference between two successive codes. The step voltage can easily be calculated by using Equation 5-3 (DAC register value is equal to 1). Theoretical Step Voltages are shown in Table 5-2 for several VREF voltages. EQUATION 5-3: VS CALCULATION V RL VS = ----------------------------------------------------------------------  Gain # Resistor in Resistor Ladder Where: Where: # Resistors in R-Ladder = 4096 (MCP47FVB2X) # Resistors in R-Ladder = 4096 (12-bit) 1024 (10-bit) 1024 (MCP47FVB1X) 256 (8-bit) 256 (MCP47FVB0X) Note: When Gain = 2 (VRL = VREF), if VREF > VDD / 2, the VOUT voltage will be limited to VDD. So if VREF = VDD, then the VOUT voltage will not change for volatile DAC register values mid-scale and greater, since the op amp is at full-scale output. The following events update the DAC register value and therefore the analog voltage output (VOUT): • Power-on Reset • Brown-out Reset • I2C Write Command, Falling edge of the acknowledge pulse of the last write command byte • I2C General Call Reset command, Output is updated with POR data. TABLE 5-2: THEORETICAL STEP VOLTAGE (VS) (1) VREF 5.0 2.7 1.8 1.5 1.0 1.22mV 659uV 439uV 366uV 244uV 12-bit 977uV 10-bit VS 4.88mV 2.64mV 1.76mV 1.46mV 19.5mV 10.5mV 7.03mV 5.86mV 3.91mV 8-bit Note 1: When Gain = 1x, VFS = VRL, and VZS = 0V. Next, the VOUT voltage will start driving to the new value after the event has occurred.  2015 Microchip Technology Inc. DS20005405A-page 41 MCP47FVBXX 5.3.4 OUTPUT SLEW RATE Figure 5-6 shows an example of the slew rate of the VOUT pin. The slew rate can be affected by the characteristics of the circuit connected to the VOUT pin. VOUT(B) DACx = A DACx= B Time V OUT  B  – V OUT  A  Slew Rate = -------------------------------------------------T FIGURE 5-6: 5.3.4.1 VOUT Pin Slew Rate. Small Capacitive Load With a small capacitive load, the output buffer’s current is not affected by the capacitive load (CL). But still, the VOUT pin’s voltage is not a step transition from one output value (DAC register value) to the next output value. The change of the VOUT voltage is limited by the output buffer’s characteristics, so the VOUT pin voltage will have a slope from the old voltage to the new voltage. This slope is fixed for the output buffer, and is referred to as the buffer slew rate (SRBUF). 5.3.4.2 DRIVING RESISTIVE AND CAPACITIVE LOADS The VOUT pin can drive up to 100 pF of capacitive load in parallel with a 5 k resistive load (to meet electrical specifications). A VOUT vs. Resistive Load characterization graph can be seen in the Char Data for this device (DS20005378). VOUT drops slowly as the load resistance decreases after about 3.5 k. It is recommended to use a load with RL greater than 5 k. VOUT VOUT(A) 5.3.5 Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop’s phase margin decreases and the closed-loop bandwidth is reduced. This produces gain peaking in the frequency response with overshoot and ringing in the step response. That is, since the VOUT pin’s voltage does not quickly follow the buffer’s input voltage (due to the large capacitive load), the output buffer will overshoot the desired target voltage. Once the driver detects this overshoot, it compensates by forcing it to a voltage below the target. This causes voltage ringing on the VOUT pin. So, when driving large capacitive loads with the output buffer, a small series resistor (RISO) at the output (see Figure 5-7) improves the output buffer’s stability (feedback loop’s phase margin) by making the output load resistive at higher frequencies. The bandwidth will be generally lower than the bandwidth with no capacitive load. Large Capacitive Load With a larger capacitive load, the slew rate is determined by two factors: VW • The output buffer’s short-circuit current (ISC) • The VOUT pin’s external load IOUT cannot exceed the output buffer’s short-circuit current (ISC), which fixes the output buffer slew rate (SRBUF). The voltage on the capacitive load (CL), VCL, changes at a rate proportional to IOUT, which fixes a capacitive load slew rate (SRCL). So the VCL voltage slew rate is limited to the slower of the output buffer’s internally set slew rate (SRBUF) and the capacitive load slew rate (SRCL). Op Amp VOUT VCL RISO RL CL FIGURE 5-7: Circuit to Stabilize Output Buffer for Large Capacitive Loads (CL). The RISO resistor value for your circuit needs to be selected. The resulting frequency response peaking and step response overshoot for this RISO resistor value should be verified on the bench. Modify the RISO’s resistance value until the output characteristics meet your requirements. A method to evaluate the system’s performance is to inject a step voltage on the VREF pin and observe the VOUT pin’s characteristics. Note: DS20005405A-page 42 Additional insight into circuit design for driving capacitive loads can be found in AN884 – “Driving Capacitive Loads With Op Amps” (DS00000884).  2015 Microchip Technology Inc. MCP47FVBXX TABLE 5-3: Device DAC INPUT CODE VS. CALCULATED ANALOG OUTPUT (VOUT) (VDD = 5.0V) Volatile DAC Register Value 1111 1111 1111 VRL (1) LSb Gain Selection Equation µV (2) 5.0V 5.0V/4096 1,220.7 1x VRL  (4095/4096)  1 4.998779 2.5V 2.5V/4096 610.4 1x VRL  (4095/4096)  1 2.499390 MCP47FVB2X (12-bit) 0011 1111 1111 5.0V 5.0V/4096 1,220.7 2.5V 2.5V/4096 610.4 MCP47FVB1X (10-bit) 11 1111 1111 01 1111 1111 00 1111 1111 00 0000 0000 MCP47FVB0X (8-bit) 1111 1111 0111 1111 0011 1111 0000 0000 Note 1: 2: 3: V VRL  (4095/4096)  2) 4.998779 VRL  (2047/4096)  1) 2.498779 (2) 1x VRL  (2047/4096)  1) 1.249390 2x(2) VRL  (2047/4096)  2) 2.498779 5.0V 5.0V/4096 1,220.7 1x VRL  (1023/4096)  1) 1.248779 2.5V 2.5V/4096 610.4 1x VRL  (1023/4096)  1) 0.624390 VRL  (1023/4096)  2) 1.248779 2x 0000 0000 0000 Equation 1x 2x 0111 1111 1111 VOUT(3) 5.0V 5.0V/4096 1,220.7 2.5V 2.5V/4096 610.4 (2) 1x VRL  (0/4096) * 1) 1x VRL  (0/4096) * 1) 0 2x(2) VRL  (0/4096) * 2) 0 0 5.0V 5.0V/1024 4,882.8 1x VRL  (1023/1024)  1 4.995117 2.5V 2.5V/1024 2,441.4 1x VRL  (1023/1024)  1 2.497559 2x(2) 5.0V 5.0V/1024 4,882.8 2.5V 2.5V/1024 2,441.4 VRL  (1023/1024)  2 4.995117 1x VRL  (511/1024)  1 2.495117 1x VRL  (511/1024)  1 1.247559 2x(2) VRL  (511/1024)  2 2.495117 5.0V 5.0V/1024 4,882.8 1x VRL  (255/1024)  1 1.245117 2.5V 2.5V/1024 2,441.4 1x VRL  (255/1024)  1 0.622559 2x(2) VRL  (255/1024)  2 1.245117 5.0V 5.0V/1024 4,882.8 2.5V 2.5V/1024 2,441.4 1x VRL  (0/1024)  1 0 1x VRL  (0/1024)  1 0 2x(2) VRL  (0/1024)  1 0 5.0V 5.0V/256 19,531.3 1x VRL  (255/256)  1 4.980469 2.5V 2.5V/256 9,765.6 1x VRL  (255/256)  1 2.490234 2x(2) VRL  (255/256)  2 4.980469 1x VRL  (127/256)  1 2.480469 5.0V 5.0V/256 19,531.3 2.5V 2.5V/256 9,765.6 1x VRL  (127/256)  1 1.240234 2x(2) VRL  (127/256)  2 2.480469 5.0V 5.0V/256 19,531.3 1x VRL  (63/256)  1 1.230469 2.5V 2.5V/256 9,765.6 1x VRL  (63/256)  1 0.615234 2x(2) VRL  (63/256)  2 1.230469 1x VRL  (0/256)  1 0 1x VRL  (0/256)  1 0 2x(2) VRL  (0/256)  2 0 5.0V 5.0V/256 19,531.3 2.5V 2.5V/256 9,765.6 VRL is the resistor ladder’s reference voltage. It is independent of VREF1:VREF0 selection. Gain selection of 2x (Gx = ‘1‘) requires voltage reference source to come from VREF pin (VREF1:VREF0 = ‘10’ or ‘11’) and requires VREF pin voltage (or VRL) ≤ VDD/2 or from the internal band gap (VREF1:VREF0 = ‘01’). These theoretical calculations do not take into account the Offset, Gain and nonlinearity errors.  2015 Microchip Technology Inc. DS20005405A-page 43 MCP47FVBXX 5.4 Internal Band Gap The internal band gap is designed to drive the Resistor Ladder Buffer. The resistance of a resistor ladder (RRL) is targeted to be 140 k (40 k), which means a minimum resistance of 100 k. The band gap selection can be used across the VDD voltages while maximizing the VOUT voltage ranges. For VDD voltages below the 2  Gain  VBG voltage, the output for the upper codes will be clipped to the VDD voltage. Table 5-4 shows the maximum DAC register code given device VDD and Gain bit setting. 5.5 2.7 2.0(4) VOUT USING BAND GAP DAC Gain VDD TABLE 5-4: Max DAC Code (1) 1 FFFh 3FFh FFh VOUT(max) = 2.44V(3) 2 FFFh 3FFh FFh VOUT(max) = 4.88V(3) 1 FFFh 3FFh FFh VOUT(max) = 2.44V(3) 12bit Comment 10-bit 8-bit 2 8DAh 236h 8Dh ~ 0 to 55% range 1 D1Dh 347h D1h ~ 0 to 82% range 68Eh 1A3h 68h 2(2) Note 1: 2: 3: 4: ~ 0 to 41% range Without the VOUT pin voltage being clipped Recommended to use Gain = 1 setting When VBG = 1.22V typical Band gap performance achieves full performance starting from a VDD of 2.0V. DS20005405A-page 44  2015 Microchip Technology Inc. MCP47FVBXX 5.5 Latch Pin (LAT) The Latch pin controls when the volatile DAC register value is transferred to the DAC wiper. This is useful for applications that need to synchronize the wiper(s) updates to an external event, such as zero crossing or updates to the other wipers on the device. The LAT pin is asynchronous to the serial interface operation. Serial Shift reg. Register Address Write Command 16 Clocks Vol. DAC register x LAT Transfer SYNC Data (internal signal) DAC wiper x When the LAT pin is high, transfers from the volatile DAC register to the DAC wiper are inhibited. The volatile DAC register value(s) can be continued to be updated. When the LAT pin is low, the volatile DAC register value is transferred to the DAC wiper. Note: This allows both the volatile DAC0 and DAC1 registers to be updated while the LAT pin is high, and to have outputs synchronously updated as the LAT pin is driven low. Figure 5-8 shows the interaction of the LAT pin and the loading of the DAC wiper x (from the volatile DAC register x). The transfers are level driven. If the LAT pin is held low, the corresponding DAC wiper is updated as soon as the volatile DAC register value is updated. LAT SYNC Transfer Data Comment 1 1 0 No Transfer 1 0 0 No Transfer 0 1 1 Vol. DAC register x  DAC wiper x 0 0 0 No Transfer FIGURE 5-8: LAT and DAC Interaction. The LAT pin allows the DAC wiper to be updated to an external event as well as have multiple DAC channels/devices update at a common event. Since the DAC wiper x is updated from the Volatile DAC register x, all DACs that are associated with a given LAT pin can be updated synchronously. If the application does not require synchronization, then this signal should be tied low. Figure 5-9 shows two cases of using the LAT pin to control when the wiper register is updated relative to the value of a sine wave signal. Case 1: Zero Crossing of Sine Wave to update volatile DAC0 register (using LAT pin) Case 2: Fixed point Crossing of Sine Wave to update volatile DAC0 register (using LAT pin) Indicates where LAT pin pulses active (volatile DAC0 register updated) FIGURE 5-9: Example Use of LAT Pin Operation.  2015 Microchip Technology Inc. DS20005405A-page 45 MCP47FVBXX Power-Down Operation To allow the application to conserve power when the DAC operation is not required, three power-down modes are available. The Power-Down configuration bits (PD1:PD0) control the power-down operation (Figure 5-10 and Table 5-5). On devices with multiple DACs, each DAC’s power-down mode is individually controllable. All power-down modes do the following: V DD PD1:PD0 VW - • Turn off most the DAC module’s internal circuits (output op amp, resistor ladder,...) • Op amp output becomes high-impedance to the VOUT pin • Disconnects resistor ladder from reference voltage (VRL) • Retains the value of the volatile DAC register and configuration bits Depending on the selected power-down mode, the following will occur: • VOUT pin is switched to one of two resistive pulldowns (See Table 5-5) - 100 k (typical) - 1 k (typical) • Op amp is powered-down and the VOUT pin is high-impedance. There is a delay (TPDE) between the PD1:PD0 bits changing from ‘00’ to either ‘01’, ‘10’ or ‘11’ and the op amp no longer driving the VOUT output and the pulldown resistors sinking current. In any of the power-down modes where the VOUT pin is not externally connected (sinking or sourcing current), the power-down current will typically be ~650 nA for a single-DAC device. As the number of DACs increases, the device’s power-down current will also increase. The power-down bits are modified by using a Write command to the volatile Power-Down register, or a POR event which forces the volatile Power-Down bits to the Normal operation state. Section 7.0 “Device Commands” describes the I2C commands for writing the power-down bits. The commands that can update the volatile PD1:PD0 bits are: • • • • Write Command (Normal and High-Voltage) Read Command (Normal and High-Voltage) General Call Reset General Call Wake-up Note: V OUT + PD1:PD0 (1) 1k Gain 100 k 5.6 Note 1: Gain options are 1x and 2x. FIGURE 5-10: Diagram. VOUT Power-Down Block TABLE 5-5: POWER-DOWN BITS AND OUTPUT RESISTIVE LOAD PD1 PD0 Function 0 0 Normal operation 0 1 1 k resistor to ground 1 0 100 k resistor to ground 1 1 Open circuit Table 5-6 shows the current sources for the DAC based on the selected source of the DAC’s reference voltage and if the device is in normal operating mode or one of the power-down modes. TABLE 5-6: Device VDD Current Source DAC CURRENT SOURCES PD1:0  ‘00’, VREF1:0 = PD1:0 = ‘00’, VREF1:0 = 00 01 10 11 00 01 10 11 Output Op Amp Y Y Y Y N N N N Resistor Ladder Y Y N (1) Y N N N (1) N RL Op Amp N Y N Y N N N N Band Gap N Y N N N Y N N Note 1: Current is sourced from the VREF pin, not the device VDD. The I2C serial interface circuit is not affected by the Power-Down mode. This circuit remains active in order to receive any command that might come from the I2C master device. DS20005405A-page 46  2015 Microchip Technology Inc. MCP47FVBXX 5.6.1 EXITING POWER-DOWN When the device exits the power-down mode the following occurs: • Disabled circuits (op amp, resistor ladder, ...) are turned on • Resistor ladder is connected to selected reference voltage (VRL) • Selected pull-down resistor is disconnected • The VOUT output will be driven to the voltage represented by the volatile DAC register’s value and configuration bits The VOUT output signal will require time as these circuits are powered-up and the output voltage is driven to the specified value as determined by the volatile DAC register and configuration bits. Note: Since the op amp and resistor ladder were powered-off (0V), the op amp’s input voltage (VW) can be considered 0V. There is a delay (TPDD) between the PD1:PD0 bits updating to ‘00’ and the op amp driving the VOUT output. The op amp’s settling time (from 0V) needs to be taken into account to ensure the VOUT voltage reflects the selected value. The following events will change the PD1:PD0 bits to ‘00’ and therefore exit the Power-Down mode. These are: 5.7 DAC Registers, Configuration Bits, and Status Bits The MCP47FVBXX devices have volatile memory. Table 4-2 shows the volatile and the interaction due to a POR event. There are five configuration bits in the volatile memory, the DAC registers in the volatile memory and two volatile status bits. The volatile DAC registers will be either 12-bits (MCP47FVB2X), 10-bits (MCP47FVB1X), or 8bits (MCP47FVB0X) wide. When the device is first powered-up, it automatically forces the device default values to the volatile memory. The volatile memory determines the analog output (VOUT) pin voltage. After the device is powered-up, the user can update the device memory. The I2C interface is how this memory is read and written. Refer to Section 6.0 “I2C Serial Interface Module” and Section 7.0 “Device Commands” for more details on reading and writing the device’s memory. Register 4-4 shows the operation of the device status bits and Table 4-2 shows the factory default value of a POR/BOR event for the device configuration bits. There is one status bit (the POR bit) and it indicates if the device VDD is above or below the POR trip point. After a POR event, this bit is a ‘1’, reading the Gain Control and System Status register clears this bit (‘0’). • Any I2C write command where the PD1:PD0 bits are ‘00’ • I2C General Call Wake-up Command • I2C General Call Reset Command. 5.6.2 RESET COMMANDS When the MCP47FVBXX is in the valid operating voltage, the I2C General Call Reset command will force a Reset event. This is similar to the Power-on Reset, except that the Reset delay timer is not started. If the I2C interface bus does not seem to be responsive, the technique shown in Section 8.9 “Software I2C Interface Reset Sequence” can be used to force the I2C interface to be reset.  2015 Microchip Technology Inc. DS20005405A-page 47 MCP47FVBXX I2C SERIAL INTERFACE MODULE 6.0 The MCP47FVBXX’s I2C Serial Interface Module supports the I2C serial protocol specification. This I2C interface is a two-wire interface (clock and data). Figure 6-1 shows a typical I2C interface connection. 2 The I C specification only defines the field types, field lengths, timings, etc. of a frame. The frame content defines the behavior of the device. The frame content (commands) for the MCP47FVBXX is defined in Section 7.0 “Device Commands”. An overview of the I2C protocol is available in Section Appendix B: “I2C Serial Interface”. 6.3 The I2C interface specifies different communication bit rates. These are referred to as Standard, Fast or HighSpeed modes. The MCP47FVBXX supports these three modes. The clock rates (bit rate) of these modes are: • Standard mode: up to 100 kHz (kbit/s) • Fast mode: up to 400 kHz (kbit/s) • High-Speed mode (HS mode): up to 3.4 MHz (Mbit/s) A description on how to enter High-Speed mode is described in Section 6.9 “Entering High-Speed (HS) Mode”. 6.4 Typical I2C™ Interface Connections MCP47FVBXX (Slave) Host Controller (Master) SCL SDA 6.1 SDA The memory address is the 5-bit value that specifies the location in the device’s memory that the specified command will operate on. Typical I2C Interface. Overview The following sections discuss some of these devicespecific characteristics. Interface Pins (SCL and SDA) Communication Data Rates POR/BOR Device Memory Address General Call Commands Device I2C Slave Addressing Entering High-Speed (HS) Mode 6.2 On a POR/BOR event, the I2C Serial Interface Module state machine is reset, which includes forcing the device’s Memory Address pointer to 00h. 6.5 This sections discusses some of the specific characteristics of the MCP47FVBXX’s I2C Serial Interface Module. This is to assist in the development of your application. • • • • • • • POR/BOR SCL Other Devices FIGURE 6-1: Communication Data Rates Interface Pins (SCL and SDA) The MCP47FVBXX I2C’s module SCL pin does not generate the serial clock since the device operates in Slave mode. Also, the MCP47FVBXX will not stretch the clock signal (SCL) since memory read access occurs fast enough. Device Memory Address On a POR/BOR event, the device’s Memory Address pointer is forced to 00h. The MCP47FVBXX retains the last “Device Memory Address” that it has received. That is, the MCP47FVBXX does not “corrupt” the “Device Memory Address” after Repeated Start or Stop conditions. 6.6 General Call Commands The General Call commands utilize the I2C specification reserved General Call command address and command codes. The MCP47FVBXX also implements a non-standard General Call command. The General Call commands are • General Call Reset • General Call Wake-up (MCP47FVBXX defined) The General Call Wake-up command will cause all the MCP47FVBXX devices to exit their power-down state. 6.7 Multi-Master Systems The MCP47FVBXX is not a Master device (generate the interface clock), but can be used in multi-master applications. The MCP47FVBXX I2C’s module implements slope control on the SDA pin output driver. DS20005405A-page 48  2015 Microchip Technology Inc. MCP47FVBXX Device I2C Slave Addressing 6.8 The MCP47FVBXX has a fixed 7-bit slave address. The address byte is the first byte received following the Start condition from the master device (see Figure 6-2). Acknowledge bit Start bit TABLE 6-1: 7-bit I2C™ Address R/W ACK 1 1 0 0 0 0 A0 Address MCP47FVBXXA1T-E/ST A6 A5 A4 FIGURE 6-2: I2C Control Byte. Note: A3 A2 A1 A0 Slave Address Bits in the The I2C 10-bit Addressing mode is not supported. Tape and Reel Tape and Reel MCP47FVBXXA2-E/ST MCP47FVBXXA2T-E/ST Tape and Reel MCP47FVBXXA3-E/ST ‘1100011’ Note 1: Comment MCP47FVBXXA1-E/ST ‘1100001’ ‘1100010’ 0 Device Order Code(1) MCP47FVBXXA0T-E/ST Address Byte Slave Address (7-bits) I2C ADDRESS/ORDER CODE MCP47FVBXXA0-E/ST ‘1100000’ Read/Write bit Slave Address Table 6-1 shows the four standard orderable I2C slave addresses and their respective device order code. MCP47FVBXXA3T-E/ST Tape and Reel ‘xx’ in the order code indicates the resolution and number of output channels for the device. Custom I2C Slave Address Options 6.8.0.1 I2C Custom Slave Address options can be requested. Customers can request the custom I2C Slave Address via the Non-Standard Customer Authorization Request (NSCAR) process. Note 1: Non-Recurring Engineering (NRE) charges and minimum ordering requirements for custom orders. Please contact Microchip sales for additional information. 2: A custom device will be assigned custom device marking.  2015 Microchip Technology Inc. DS20005405A-page 49 MCP47FVBXX 6.9 Entering High-Speed (HS) Mode The I2C specification requires that a High-Speed mode device must be ‘activated’ to operate in High-Speed (3.4 Mbit/s) mode. This is done by the master sending a special address byte following the Start bit. This byte is referred to as the High-Speed Master Mode Code (HSMMC). The device can now communicate at up to 3.4 Mbit/s on SDA and SCL lines. The device will switch out of the HS mode on the next Stop condition. The master code is sent as follows: 1. 2. 3. Start condition (S) High-Speed Master Mode Code (0000 1XXX), The XXX bits are unique to the High-Speed (HS) mode master. No Acknowledge (A) The MCP47FVBXX device does not acknowledge the HS Select byte. However, upon receiving this command, the device switches to HS mode. See Figure 6-3 for illustration of HS mode command sequence. For more information on the HS mode, or other I2C modes, please refer to the NXP I2C specification. 6.9.1 SLOPE CONTROL The slope control on the SDA output is different between the Fast/Standard Speed and the High-Speed clock modes of the interface. 6.9.2 PULSE GOBBLER The pulse gobbler on the SCL pin is automatically adjusted to suppress spikes 76623@ 1RWH )RUWKHPRVWFXUUHQWSDFNDJHGUDZLQJVSOHDVHVHHWKH0LFURFKLS3DFNDJLQJ6SHFLILFDWLRQORFDWHGDW KWWSZZZPLFURFKLSFRPSDFNDJLQJ D N E E1 NOTE 1 1 2 b e c A φ A2 A1 L L1 8QLWV 'LPHQVLRQ/LPLWV 1XPEHURI3LQV 0,//,0(7(56 0,1 1 120 0$;  3LWFK H 2YHUDOO+HLJKW $ ± %6& ± 0ROGHG3DFNDJH7KLFNQHVV $    6WDQGRII $  ±   2YHUDOO:LGWK ( 0ROGHG3DFNDJH:LGWK (  %6&  0ROGHG3DFNDJH/HQJWK '    )RRW/HQJWK /    )RRWSULQW /  5() )RRW$QJOH  ƒ ± ƒ /HDG7KLFNQHVV F  ±  /HDG:LGWK E  ±  1RWHV  3LQYLVXDOLQGH[IHDWXUHPD\YDU\EXWPXVWEHORFDWHGZLWKLQWKHKDWFKHGDUHD  'LPHQVLRQV'DQG(GRQRWLQFOXGHPROGIODVKRUSURWUXVLRQV0ROGIODVKRUSURWUXVLRQVVKDOOQRWH[FHHGPPSHUVLGH  'LPHQVLRQLQJDQGWROHUDQFLQJSHU$60(