0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
PL502-30WC

PL502-30WC

  • 厂商:

    ACTEL(微芯科技)

  • 封装:

  • 描述:

    IC VCXO

  • 数据手册
  • 价格&库存
PL502-30WC 数据手册
PL502-30 750kHz – 800MHz Low Phase Noise VCXO (for 12 to 25MHz Crystals) XIN VDD VDD VDD VDD SEL0^ SEL1^ OUTSEL1^ 65 mil 25 24 23 22 21 20 19 18 26 XOUT 27 SEL3^ 28 SEL2^ 29 OE_CTRL 30 VCON 31 Die ID: B3535-43 Name Value Size 62 x 65 mil Reverse side GND Pad dimensions 80 micron x 80 micron Thickness 8 mil 5 6 7 8 N/C GND GNDBUF Note: ^ denotes internal pull up 17 GNDBUF 16 LVCMOS 15 LVDSB 14 LVPECLB 13 VDDBUF 12 VDDBUF 11 LVPECL 10 LVDS 9 OE_SEL^ OUTPUT SELECTION AND ENABLE OUTSEL1 (Pad #18) OUTSEL0 (Pad #25) 0 0 High Drive LVCMOS 0 1 Standard Drive LVCMOS 1 0 LVPECL 1 1 LVDS OE_SELECT (Pad #9) DIE SPECIFICATIONS 4 GND X 3 GND The PL502-30 is a monolithic low jitter and low phase noise VCXO IC with LVCMOS, LVDS and LVPECL output capabilities, covering the 750kHz to 800MHz output range. It allows the control of the output frequency with an input voltage (VCON), using a low cost 12MHz to 25MHz crystal. This one IC can be used to produce a VCXO with output frequencies ranging from F XIN / 16 to F XIN x 32 thanks to the four frequency selector pads. This makes the PL502-30 ideal as a universal die for applications ranging from ADSL to SONET. 2 GND (0,0) Y GND 1 DESCRIPTION (1550,1475) C502 GND         750kHz to 800MHz output range Low phase noise output  -127dBc/Hz for 155.52MHz @ 10kHz offset  -115dBc/Hz for 622.08MHz @ 10kHz offset Selectable LVCMOS, LVPECL or LVDS output Selectable High Drive or Standard Drive LVCMOS 12MHz to 25MHz crystal input No external load capacitor or varicap required Output Enable selector Wide pull range (±200ppm) 3.3V operation Available in Die form (65 mil x 62 mil) OUTSEL0^   DIE CONFIGURATION 62 mil FEATURES 0 1 (Default) Selected Output OE_CTRL (Pad #30) State 0 (Default) Output enabled 1 Tri-state 0 Tri-state 1 (Default) Output enabled Pad # 9: Bond to GND to set to “0”, bond to VDD to set to “1” Pad # 30: Logical states defined by PECL levels if OE_SELECT is “0” Logical states defined by CMOS levels if OE_SELECT is “1” Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 5/16/11 Page 1 PL502-30 750kHz – 800MHz Low Phase Noise VCXO (for 12 to 25MHz Crystals) BLOCK DIAGRAM VCON Varicap XIN XOUT Xtal Osc VCO Divider Reference Divider Phase Detector SEL[3:0] Charge Pump + Loop Filter CLKBAR VCO CLK OE FREQUENCY SELECTION TABLE SEL3 (Pad #28) SEL2 (Pad #29) SEL1 (Pad #19) SEL0 (Pad #20) 0 0 0 0 Reserved 0 0 0 1 Reserved 0 0 1 0 Reserved 0 0 1 1 Fin x 32 0 1 0 0 Reserved 0 1 0 1 Reserved 0 1 1 0 Fin / 8 0 1 1 1 Fin x 2 1 0 0 0 Reserved 1 0 0 1 Fin / 2 1 0 1 0 Fin / 16 1 0 1 1 Fin x 4 1 1 0 0 Fin / 4 1 1 0 1 Fin x 8 1 1 1 0 Fin x 16 1 1 1 1 No multiplication Selected Multiplier All pads have internal pull-ups (default value is 1). Bond to GND to set to 0. Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 5/16/11 Page 2 PL502-30 750kHz – 800MHz Low Phase Noise VCXO (for 12 to 25MHz Crystals) ELECTRICAL SPECIFICATIONS 1. Absolute Maximum Ratings PARAMETERS SYMBOL Supply Voltage MIN. V DD MAX. UNITS 4.6 V Input Voltage, DC VI -0.5 V DD+0.5 V Output Voltage, DC VO -0.5 V DD+0.5 V Storage Temperature TS -65 150 C Ambient Operating Temperature* TA -40 85 C Junction Temperature TJ 125 C Lead Temperature (soldering, 10s) 260 C ESD Protection, Human Body Model 2 kV Exposure of the device under conditions beyond the limits specified by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the dev ice at these or any other conditions above the operationa l limits noted in this specification is not implied. Operating Temperature is guaranteed by design for all parts (COMMERCIAL and INDUSTRIAL), but tested for COMMERCIAL grade only. 2. Crystal Specifications PARAMETERS SYMBOL CONDITIONS MIN. Crystal Resonator Frequency F XIN Parallel Fundamental Mode 12 Crystal Loading Rating Crystal Pullability Recommended ESR CL (x ta l) at VCON = 1.65V TYP. MAX. UNITS 25 MHz 9.5 pF C0 /C1 (x ta l) AT cut 250 - RE AT cut 30 Ω Note: Crystal Loading rating: 9.5pF is the loading the crystal sees from the VCXO chip at VCON = 1.65V. It is assumed that the crystal will be at nominal frequency at this load. If the crystal requires more load to be at nominal frequency, the additional load must be add ed externally. This however may reduce the pull range. 3. Voltage Control Crystal Oscillator PARAMETERS VCXO Stabilization Time * SYMBOL T VCXOSTB CONDITIONS MIN. From power valid VCXO Tuning Range F XIN = 12MHz to 25MHz; XTAL C0 /C1 < 250 0V  VCON  3.3V CLK Output Pullability VCON=1.65V, 1.65V MAX. UNITS 10 ms 500 ppm 200 VCXO Tuning Characteristic ppm 150 Pull Range Linearity ppm/V 10 VCON Pin Input Impedance VCON Modulation BW TYP. 0V  VCON  3.3V, -3dB % 2000 kΩ 10 kHz Note: Parameters denoted wi th an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 5/16/11 Page 3 PL502-30 750kHz – 800MHz Low Phase Noise VCXO (for 12 to 25MHz Crystals) 4. General Electrical Specifications PARAMETERS SYMBOL CONDITIONS MIN. Supply Current, Dynamic (with loaded outputs, 15pF) I DD Fout
PL502-30WC 价格&库存

很抱歉,暂时无法提供与“PL502-30WC”相匹配的价格&库存,您可以联系我们找货

免费人工找货