0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
PL520-20DC

PL520-20DC

  • 厂商:

    ACTEL(微芯科技)

  • 封装:

  • 描述:

    IC VCXO

  • 数据手册
  • 价格&库存
PL520-20DC 数据手册
PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) DIE CONFIGURATION FEATURES XIN VDD VDD VDD VDD DNC DNC OUTSEL1 25 24 23 22 21 20 19 18 26 Die ID: A1919-19B XOUT 27 DNC 28 DNC 29 OE 30 VCON 31 DESCRIPTION C502A BLOCK DIAGRAM OE Q VCON Oscillator X+ X- Amplifier w/ integrated varicaps Q PL520-20 3 4 5 6 7 GND GND GND Reserved GNDBUF (0,0) 2 GND Y 17 GNDBUF 16 CMOS 15 LVDSB 14 PECLB 13 12 VDDBUF VDDBUF 11 PECL 10 LVDS 9 1 GND PL520-20 is a VCXO IC specifically designed to pull high frequency fundamental crystals. Its design was optimized to tolerate higher limits of inter-electrode capacitance and bonding capacitance to improve yield. It achieves very low current into the crystal resulting in better overall stability. Its internal varicaps allow on-chip frequency pulling, controlled by the VCON input. (1550,1475) X OE_SELECT 8 GNDBUF        100MHz to 200MHz Fundamental Mode Crystals Output range (no PLL):  100MHz – 200MHz (3.3V).  100MHz – 170MHz (2.5V). Low Injection Power for crystal 50uW. Complementary outputs: CMOS, PECL or LVDS. Selectable OE Logic (enable high or enable low). Integrated variable capacitors. Supports 2.5V or 3.3V-Power Supply. Available in die form. Die thickness is 10 mil. 62 mil   OUTSEL0 65 mil DIE SPECIFICATIONS Name Value Size Reverse side 62 x 65 mil GND Pad dimensions 80 micron x 80 micron Thickness 10 mil OUTPUT SELECTION AND ENABLE Pad #18 OUTSEL1 Pad #25 OUTSEL0 0 0 0 1 0 1 1 OE_SELECT (Pad #9) 0 1 (Default) 1 OE (Pad #30) 0 1 (Default) 0 (Default) 1 Selected Output High Drive CMOS Standard CMOS LVDS PECL (default) State Tri-state Output enabled Output enabled Tri-state Pad #9, 18, 25 : Bond to GND to se t to “0 ”, bond to VD D to se t to “1 ” No connec tion resul ts to “de fau l t” se tting through in ternal pu ll -up/-do wn. Pad #30: Logical s ta tes de fined by PECL leve ls i f O E_SELECT (pad #9) is “1 ” Logical s ta tes de fined by CM OS levels i f O E_SELECT is “0 ” Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 1 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) ELECTRICAL SPECIFICATIONS 1. Absolute Maximum Ratings PARAMETERS SYMBOL Supply Voltage MIN. VD D MAX. UNITS 4.6 V Input Voltage, dc VI V SS-0.5 VD D +0.5 V Output Voltage, dc VO V SS-0.5 VD D +0.5 V Storage Temperature TS -65 150 C Ambient Operating Temperature for 3.3V Supplies TA -40 85 C Ambient Operating Temperature for 2.5V Supplies TA -20 70 C Junction Temperature TJ 125 C 260 C 2 kV Lead Temperature (soldering, 10s) Input Static Discharge Voltage Protection Exposure of the device under conditions beyond the limits specifie d by Maximum Ratings for extended periods may cause permanent damage to the device and affect product reliability. These conditions represent a stress rating only, and functional operations of the dev ice at these or any other conditions above the operatio nal limits noted in this specification is not implied. 2. Crystal Specifications PARAMETERS Crystal Resonator Frequency Crystal Loading Rating Interelectrode Capacitance Crystal Pullability Recommended ESR SYMBOL F XIN CONDITIONS Parallel Fundamental Mode 3.3V Supplies 2.5V Supplies MIN. TYP. 100 100 MAX. UNITS 200 170 MHz 3.3V Supply Die at VCON = 1.65V 4 pF 2.5V Supply Die at VCON = 1.25V 5 pF C L (x tal) C0 C 0 /C 1 (x tal) RE 3.5 pF AT cut 250 - AT cut 3.3V Supplies 2.5V Supplies 30 15  Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 2 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) 3. Voltage Control Crystal Oscillator PARAMETERS VCXO Stabilization Time * SYMBOL TVCXO STB CONDITIONS MIN. From power valid TYP. MAX. 10 UNITS ms VCXO Tuning Range * XTAL C 0 /C 1 < 250 3.3V Supplies 2.5V Supplies VCXO Pullability * 0V  VCON  VD D (at 25C) 3.3V Supplies 2.5V Supplies 100 80 ppm On-chip Varicaps Control Range * VCON = 0 to VD D 3.3V Supplies 2.5V Supplies 5 – 15 6 – 15 pF Linearity * 3.3V Supplies 2.5V Supplies ppm 180 145 4 5 5 10 % VCXO Tuning Characteristic 65 ppm/V VCON Input I mpedance 60 k 0V  VCON  VD D , -3dB VCON Modulation BW 25 kHz Note: Parameters denoted with an asterisk (*) represent nominal characterization data and are not production tested to any specific limits. 4. General Electrical Specifications PARAMETERS SYMBOL CONDITIONS Supply Current (Loaded Outputs) IDD PECL/LVDS/CMOS Operating Voltage VDD Output Clock Duty Cycle Short Circuit Current 3.3V Supplies 2.5V Supplies @ @ @ @ 1.25V (LVDS), 3.3V Supply V DD – 1.3V (PECL), 3.3V Supply 1.25V (LVDS), 2.5V Supply V DD – 1.3V (PECL), 2.5V Supply MIN. 3.13 2.375 45 45 43 43 TYP. 50 50 50 50 50 MAX. UNITS 70/40/40 mA 3.47 2.625 55 55 57 57 V % % mA Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 3 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) 5. Jitter Specifications PARAMETERS CONDITIONS Period Jitter RMS at 155MHz * MIN. Accumulated Jitter RMS at 155MHz * Accumulated Jitter peak-to-peak, 155MHz * MAX. 18.5 At 155.52MHz, with capacitive decoupling between VDD and GND. Over 1,000,000 cycles. 20 2.5 24 27 2.5 Random Jitter * Integrated jitter RMS at 155MHz UNITS 2.5 At 155.52MHz, wit h capacitive decoupling between VDD and GND. Over 10,000 cycles Period Jitter peak-to-peak at 155MHz * TYP. 0.3 Integrated 12 kHz to 20 MHz ps ps ps 0.4 ps * Measured on Wavecrest SIA 3000 at VDD=3.3V 6. Phase Noise Specifications PARAMETERS FREQUENCY @10Hz @100Hz @1kHz @10kHz @100kHz UNITS Phase Noise relative to carrier 155.52MHz -75 -95 -125 -140 -145 dBc/Hz Note: Phase Noise measured at VCON = 0V , VDD=3.3V 7. CMOS Electrical Specifications 3.3V Supplies PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Output drive current (High Drive) I OH I OL VOH = VDD -0.4V, V DD =3.3V VOL = 0.4V, V DD = 3.3V 30 30 mA mA Output drive current (Standard Drive) I OH I OL VOH = VDD -0.4V, V DD =3.3V VOL = 0.4V, V DD = 3.3V 10 10 mA mA Output Clock Rise/Fall Time (Standard Drive) Output Clock Rise/Fall Time (High Drive) 0.3V ~ 3.0V with 15 pF load 2.4 0.3V ~ 3.0V with 15 pF load 1.2 ns 2.5V Supplies PARAMETERS Output drive current (High Drive) Output drive current (Standard Drive) Output Clock Rise/Fall Time (Standard Drive) Output Clock Rise/Fall Time (High Drive) SYMBOL I OH I OL I OH I OL CONDITIONS VOH = VDD -0.4V, V DD =3.3V VOL = 0.4V, V DD = 3.3V VOH = VDD -0.4V, V DD =3.3V VOL = 0.4V, V DD = 3.3V 0.25V ~ 2.25V with 15 pF load 0.25V ~ 2.25V with 15 pF load MIN. TYP. 20 20 6.5 6.5 MAX. UNITS mA mA mA mA 3.0 1.5 ns Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 4 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) 8. LVDS Electrical Characteristics PARAMETERS SYMBOL Output Differential Voltage V DD Magnitude Change MIN. TYP. MAX. UNITS V OD 247 355 454 mV V OD -50 50 mV 1.6 V Output High Voltage V OH Output Low Voltage V OL Offset Voltage CONDITIONS 1.4 RL = 100  (see figure) 0.9 1.1 V OS 1.125 1.2 1.375 V Offset Magnitude Change V OS 0 3 25 mV Power-off Leakage I OXD 1 10 uA Output Short Circuit Current I OSD -5.7 -8 mA V ou t = V DD or GND V DD = 0V V 9. LVDS Switching Characteristics PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Differential Clock Rise Time tr 0.2 0.7 1.0 ns Differential Clock Fall Time tf RL = 100  CL = 10 pF (see figure) 0.2 0.7 1.0 ns LVDS Levels Test Circuit LVDS Switching Test Circuit OUT OUT CL = 10pF 50 VO D VO S VDIF F RL = 100  50 CL = 10pF OUT OUT LVDS Transistion Time Waveform OUT 0V (Differential) OUT 80% VDIF F 80% 0V 20% 20% tR tF Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 5 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) 10. PECL Electrical Characteristics PARAMETERS SYMBOL CONDITIONS MIN. Output High Voltage V OH V DD – 1.025 Output Low Voltage V OL RL = 50 to (V DD – 2V) (see figure) MAX. UNITS V V DD – 1.620 V 11. PECL Switching Characteristics PARAMETERS SYMBOL CONDITIONS MIN. TYP. MAX. UNITS Clock Rise Time tr @20/80% - PECL 0.6 1.5 ns Clock Fall Time tf @80/20% - PECL 0.5 1.5 ns PECL Levels Test Circuit OUT PECL Output Skew VDD 50 OUT 2.0V 50% 50 OUT tSKEW OUT PECL Transistion Time Waveform DUTY CYCLE 45 - 55% 55 - 45% OUT 80% 20% OUT tR tF Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 6 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) PAD ASSIGNMENT Pad # Name X (m) Y (m) 1 GND 248 109 2 GND 361 109 3 GND 473 109 4 GND 587 109 5 GND 702 109 6 DNC (Do Not Connect) 874 109 7 GND 1042 109 8 GNDBUF 1171 109 9 OE_SELECT 1400 125 10 LVDS 1400 259 11 PECL 1400 476 12 VDDBUF 1400 616 13 VDDBUF 1400 716 14 PECLB 1400 871 15 LVDSB 1400 1089 16 CMOS 1400 1227 17 GNDBUF 1389 1365 18 OUTSEL1 1232 1365 19 DNC (Do Not Connect) 1042 1365 20 DNC (Do Not Connect) 854 1365 21 VDD 659 1365 22 VDD 559 1365 23 VDD 459 1365 24 VDD 358 1365 25 OUTSEL0 194 1365 26 XIN 109 1223 27 XOUT 109 1017 28 DNC (Do Not Connect) 109 858 29 DNC (Do Not Connect) 109 646 30 OE 109 397 31 VCON 109 181 Note: for optimal Phase Noise performance, it is recommended to bond all optional VDD and GND pads. Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 7 PL520-20 Low Phase Noise VCXO (for 100-200MHz Fundamental Crystals) ORDERING INFORM ATION PART NUMBER The order number for this device is a combination of the following: Device number, Package type and Operating temperature range PL 520-20 D C PART NUMBER TEMPERATURE C=COMMERCIAL PACKAGE TYPE D=DIE Order Number Marking Package Option PL520-20DC PL520-20DC Die – Waffle Pack Micrel Inc., reserves the right to make changes in its products or specifications, or both at any time without notice. The information furnished by Micrel is believed to be accurate and reliable. However, Micrel makes no guarantee or warranty concerning the accuracy of sa id information and shall not be responsible for any loss or damage of whatever nature resulting from the use of, or reliance upon this product. LIFE SUPPORT POLICY: Micrel’s products are not authorized for use as critical components in life support devices or systems without the express written approval of the President of Micrel Inc. Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1(408) 944 -0800 • fax +1(408) 474-1000 • www.micrel.com Rev 3/13/07 Page 8
PL520-20DC 价格&库存

很抱歉,暂时无法提供与“PL520-20DC”相匹配的价格&库存,您可以联系我们找货

免费人工找货