Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
The SST26VF016 / SST26VF032 Serial Quad I/O™ (SQI™) flash device utilizes
a 4-bit multiplexed I/O serial interface to boost performance while maintaining the
compact form factor of standard serial flash devices. Operating at frequencies
reaching 80 MHz, the SST26VF016 / SST26VF032 enables minimum latency
execute-in-place (XIP) capability without the need for code shadowing on an
SRAM. The device’s high performance and small footprint make it the ideal choice
for mobile handsets, Bluetooth® headsets, optical disk drives, GPS applications
and other portable electronic products. Further benefits are achieved with SST’s
proprietary, high-performance CMOS SuperFlash® technology, which significantly
improves performance and reliability, and lowers power consumption for high
bandwidth, compact designs.
Features
• Single Voltage Read and Write Operations
• End-of-Write Detection
– 2.7-3.6V
– Software polling the BUSY bit in status register
• Serial Interface Architecture
• Flexible Erase Capability
– Nibble-wide multiplexed I/O’s with SPI-like serial command structure
- Mode 0 and Mode 3
– Single-bit, SPI backwards compatible
- Read, High-Speed Read, and JEDEC ID Read
• High Speed Clock Frequency
– 80 MHz
- 320 Mbit/s sustained data rate
• Write-Suspend
– Suspend program or Erase operation to access another
block/sector
• Burst Modes
– Continuous linear burst
– 8/16/32/64 Byte linear burst with wrap-around
• Software Reset (RST) mode
• Software Write Protection
• Index Jump
– Jump to address index within 256 Byte Page
– Jump to address index within 64 KByte Block
– Jump to address index in another 64 KByte Block
– One-Time Programmable (OTP) 256 bit, Secure ID
- 64 bit Unique, factory pre-programmed identifier
- 192 bit user-programmable
– Endurance: 100,000 cycles
– Greater than 100 years data retention
• Low Power Consumption:
– Active Read current: 12 mA (typical @ 80 MHz)
– Standby current: 8 µA (typical)
– Chip-Erase time: 35 ms (typical)
– Sector-/Block-Erase time: 18 ms (typical)
• Page-Program
– Block-Locking
- 64 KByte blocks, two 32 KByte blocks, and eight 8
KByte parameter blocks
• Security ID
• Superior Reliability
• Fast Erase and Byte-Program:
– Uniform 4 KByte sectors
– Four 8 KByte top parameter overlay blocks
– Four 8 KByte bottom parameter overlay blocks
– Two 32 KByte overlay blocks (one each top and bottom)
– Uniform 64 KByte overlay blocks
- SST26VF016 – 30 blocks
- SST26VF032 – 62 blocks
• Temperature Range
– Industrial: -40°C to +85°C
• Packages Available
– 8-contact WSON (6mm x 5mm)
– 8-lead SOIC (200 mil)
• All devices are RoHS compliant
– 256 Bytes per page
– Fast Page Program time in 1 ms (typical)
©2011 Silicon Storage Technology, Inc.
www.microchip.com
DS-25017A
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Product Description
The Serial Quad I/O™ (SQI™) family of flash-memory devices features a 4-bit, multiplexed I/O interface that allows for low-power, high-performance operation in a low pin-count package. System
designs using SQI flash devices occupy less board space and ultimately lower system costs.
All members of the 26 Series, SQI family are manufactured with SST proprietary, high-performance
CMOS SuperFlash® technology. The split-gate cell design and thick-oxide tunneling injector attain better reliability and manufacturability compared with alternate approaches.
The SST26VF016/032 significantly improve performance and reliability, while lowering power consumption. These devices write (Program or Erase) with a single power supply of 2.7-3.6V. The total
energy consumed is a function of the applied voltage, current, and time of application. Since for any
given voltage range, the SuperFlash technology uses less current to program and has a shorter erase
time, the total energy consumed during any Erase or Program operation is less than alternative flash
memory technologies.
SST26VF016/032 are offered in both 8-contact WSON (6 mm x 5 mm), and 8-lead SOIC (200 mil)
packages. See Figure 2 for pin assignments.
©2011 Silicon Storage Technology, Inc.
DS-25017A
2
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Block Diagram
SuperFlash
Memory
X - Decoder
Address
Buffers
and
Latches
Y - Decoder
Control Logic
Page Buffer,
I/O Buffers
and
Data Latches
Serial Interface
CE#
SCK
SIO [3:0]
1359 B1.0
Figure 1: Functional Block Diagram
©2011 Silicon Storage Technology, Inc.
DS-25017A
3
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Pin Description
CE#
1
SO/SIO1
2
8
VDD
CE#
1
7
SIO3
SO/SIO1
2
8
VDD
7
SIO3
Top View
Top View
SIO2
3
6
SCK
SIO2
3
6
SCK
VSS
4
5
SI/SIO0
VSS
4
5
SI/SIO0
1359 08-wson QA P1.0
1359 08-soic S2A P1.0
8-Lead SOIC
8-Contact WSON
Figure 2: Pin Description for 8-lead SOIC and 8-contact WSON
Table 1: Pin Description
Symbol
Pin Name
Functions
SCK
Serial Clock
To provide the timing of the serial interface.
Commands, addresses, or input data are latched on the rising edge of the
clock input, while output data is shifted out on the falling edge of the clock
input.
SIO[3:0]
Serial Data
Input/Output
To transfer commands, addresses, or data serially into the device or data out
of the device. Inputs are latched on the rising edge of the serial clock. Data is
shifted out on the falling edge of the serial clock. The EQIO command
instruction configures these pins for Quad I/O mode.
SI
Serial Data Input
for SPI mode
To transfer commands, addresses or data serially into the device. Inputs are
latched on the rising edge of the serial clock. SI is the default state after a
power on reset.
SO
Serial Data Output To transfer data serially out of the device. Data is shifted out on the falling
for SPI mode
edge of the serial clock. SO is the default state after a power on reset.
CE#
Chip Enable
The device is enabled by a high to low transition on CE#. CE# must remain
low for the duration of any command sequence; or in the case of Write operations, for the command/data input sequence.
VDD
Power Supply
To provide power supply voltage: 2.7-3.6V
VSS
Ground
T1.0 25017
©2011 Silicon Storage Technology, Inc.
DS-25017A
4
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Memory Organization
The SST26VF016/032 SQI memory array is organized in uniform 4 KByte erasable sectors with eight
8 KByte parameters. In addition, the array also includes two 32 KByte and 30/62 64 KByte erasable
overlay blocks. See Figure 3.
Top of Memory Block
8 KByte
8 KByte
8 KByte
8 KByte
32 KByte
64 KByte
...
2 Sectors for 8 KByte blocks
8 Sectors for 32 KByte blocks
16 Sectors for 64 KByte blocks
64 KByte
...
4 KByte
4 KByte
4 KByte
4 KByte
64 KByte
32 KByte
8 KByte
8 KByte
8 KByte
8 KByte
Bottom of Memory Block
1359 F41.0
Figure 3: Memory Map
©2011 Silicon Storage Technology, Inc.
DS-25017A
5
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Device Operation
The SST26VF016/032 supports both Serial Peripheral Interface (SPI) bus protocol and the new 4-bit
multiplexed Serial Quad I/O (SQI) bus protocol. To provide backward compatibility to traditional SPI
Serial Flash devices, the device’s initial state after a power-on reset is SPI bus protocol supporting only
Read, High Speed Read, and JEDEC-ID Read instructions. A command instruction configures the
device to Serial Quad I/O bus protocol. The dataflow in this bus protocol is controlled with four multiplexed I/O signals, a chip enable (CE#), and serial clock (SCK).
SQI Flash Memory protocol supports both Mode 0 (0,0) and Mode 3 (1,1) bus operations. The difference between the two modes, as shown in Figures 4 and 5, is the state of the SCK signal when the
bus master is in Stand-by mode and no data is being transferred. The SCK signal is low for Mode 0
and SCK signal is high for Mode 3. For both modes, the Serial Data I/O (SIO[3:0]) is sampled at the rising edge of the SCK clock signal for input, and driven after the falling edge of the SCK clock signal for
output. The traditional SPI protocol uses separate input (SI) and output (SO) data signals as shown in
Figure 4. The SST26VF016/032 use four multiplexed signals, SIO[3:0], for both data in and data out,
as shown in Figure 5. This quadruples the traditional bus transfer speed at the same clock frequency,
without the need for more pins on the package.
CE#
SCK
MODE 3
MODE 3
MODE 0
MODE 0
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
SI
MSB
SO
HIGH IMPEDANCE
DON T CARE
Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
MSB
1359 F03.0
Figure 4: SPI Protocol (Traditional 25 Serial SPI Device)
CE#
MODE 3
MODE 3
CLK
MODE 0
SIO(3:0)
MODE 0
C1 C0
A5
A4
A3
A2
A1
A0
H0
L0
H1
L1
H2
L2
H3
L3
MSB
X = Don’t Care or High Impediance
1409 F04.1
Figure 5: SQI Serial Quad I/O Protocol
©2011 Silicon Storage Technology, Inc.
DS-25017A
6
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Device Protection
The SST26VF016/032 have a Block-Protection register which provides a software mechanism to writelock the array and write-lock, and/or read-lock, the parameter blocks. The Block-Protection Register is
48/80 bits wide per device: two bits each for the eight 8 KByte parameter blocks (write-lock and readlock), and one bit each for the remaining 32 KByte and 64 KByte overlay blocks (write-lock). See
Tables 8 - 9 for address range protected per register bit.
Each bit in the Block-Protection Register can be written to a ‘1’ (protected) or ‘0’ (unprotected). For the
parameter blocks, the most significant bit is for read-lock, and the least significant bit is for write-lock. Readlocking the parameter blocks provides additional security for sensitive data after retrieval (e.g., after initial
boot). If a block is read-locked all reads to the block return data 00H. All blocks are write-locked and readunlocked after power-up or reset. The Write Block Locking Register command is a two cycle command
requiring Write-Enable (WREN) to be executed prior to the Write Block-Protection Register command.
Top of Memory Block
8 KByte
Read Lock
Write Lock
8 KByte
8 KByte
8 KByte
32 KByte
...
64 KByte
Write Lock
64 KByte
64 KByte
32 KByte
8 KByte
Read Lock
Write Lock
8 KByte
8 KByte
8 KByte
Bottom of Memory Block
1359 F40.2
Figure 6: Block Locking Memory Map
©2011 Silicon Storage Technology, Inc.
DS-25017A
7
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Write-Protection Lock-Down
To prevent changes, the Block-Protection register can be set to Write-Protection Lock-Down using the
Lock Down Block Protection Register (LPBR) command. Once the Write-Protection Lock-Down is
enabled, the Block-Protection register can not be changed. To avoid inadvertent lock down, the WREN
command must be executed prior to the LBPR command.
To reset Write-Protection Lock-Down, power cycle the device. The Write-Protection Lock-Down status
may be read from the Status register.
Security ID
SST26VF016/032 offer a 256-bit Security ID (Sec ID) feature. The Security ID space is divided into two
parts – one factory-programmed, 64-bit segment and one user-programmable 192-bit segment. The
factory-programmed segment is programmed at SST with a unique number and cannot be changed.
The user-programmable segment is left unprogrammed for the customer to program as desired.
Use the SecID Program command to program the Security ID using the address shown in Table 7.
Once programmed, the Security ID can be locked using the Lockout Sec ID command. This prevents
any future write to the Security ID.
The factory-programmed portion of the Security ID can’t be programmed by the user; neither factoryprogrammed nor user-programmable areas can be erased.
©2011 Silicon Storage Technology, Inc.
DS-25017A
8
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Status Register
The Status register is a read-only register that provides status on whether the flash memory array is
available for any Read or Write operation, whether the device is Write enabled, and whether an erase
or program operation is suspended. During an internal Erase or Program operation, the Status register
may be read to determine the completion of an operation in progress. Table 2 describes the function of
each bit in the Status register.
Table 2: Status Register
Bit
Default at
Power-up
Name
Function
0
RES
Reserved for future use
0
1
WEL
Write-Enable Latch status
1 = Device is memory Write enabled
0 = Device is not memory Write enabled
0
2
WSE
Write Suspend-Erase status
1 = Erase suspended
0 = Erase is not suspended
0
3
WSP
Write Suspend-Program status
1 = Program suspended
0 = Program is not suspended
0
4
WPLD
Write Protection Lock-Down status
1 = Write Protection Lock-Down enabled
0 = Write Protection Lock-Down disabled
0
5
SEC1
Security ID status
1 = Security ID space locked
0 = Security ID space not locked
01
6
RES
Reserved for future use
0
7
BUSY
Write operation status
1 = Internal Write operation is in progress
0 = No internal Write operation is in progress
0
T2.0 25017
1. The Security ID status will always be ‘1’ at power-up after a successful execution of the Lockout Sec ID instruction, otherwise default at power-up is ‘0’.
©2011 Silicon Storage Technology, Inc.
DS-25017A
9
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Write-Enable Latch (WEL)
The Write-Enable Latch (WEL) bit indicates the status of the internal memory’s Write-Enable Latch. If
the WEL bit is set to ‘1’, the device is write enabled. If the bit is set to ‘0’ (reset), the device is not write
enabled and does not accept any memory Program or Erase, Protection Register Write, or Lock-Down
commands. The Write-Enable Latch bit is automatically reset under the following conditions:
•
•
•
•
•
•
•
•
•
•
•
•
Power-up
Reset
Write-Disable (WRDI) instruction completion
Page-Program instruction completion
Sector-Erase instruction completion
Block-Erase instruction completion
Chip-Erase instruction completion
Write-Block-Protection register instruction
Lock-Down Block-Protection register instruction
Program Security ID instruction completion
Lockout Security ID instruction completion
Write-Suspend instruction
Write Suspend Erase Status (WSE)
The Write Suspend-Erase Status (WSE) indicates when an Erase operation has been suspended. The
WSE bit is ‘1’ after the host issues a suspend command during an Erase operation. Once the suspended Erase resumes, the WSE bit is reset to ‘0.’
Write Suspend Program Status (WSP)
The Write Suspend-Program Status (WSP) bit indicates when a Program operation has been suspended. The WSP is ‘1’ after the host issues a suspend command during the Program operation. Once
the suspended Program resumes, the WSP bit is reset to ‘0.’
Write Protection Lockdown Status (WPLD)
The Write Protection-Lockdown Status (WPLD) bit indicates when the Block Protection register is
locked-down to prevent changes to the protection settings. The WPLD is ‘1’ after the host issues a
Lock-Down Block Protection command. After a power cycle, the WPLD bit is reset to ‘0.’
Security ID Status (SEC)
The Security ID Status (SEC) bit indicates when the Security ID space is locked to prevent a Write
command. The SEC is ‘1’ after the host issues a Lockout SID command. Once the host issues a Lockout SID command, the SEC bit can never be reset to ‘0.’
Busy
The Busy bit determines whether there is an internal Erase or Program operation in progress. If the
BUSY bit is ‘1’, the device is busy with an internal Erase or Program operation. If the bit is ‘0’, no Erase
or Program operation is in progress.
©2011 Silicon Storage Technology, Inc.
DS-25017A
10
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Instructions
Instructions are used to read, write (erase and program), and configure the SST26VF016/032. The
instruction bus cycles are two nibbles each for commands (Op Code), data, and addresses. Prior to
executing any write instructions, the Write-Enable (WREN) instruction must be executed. The complete list of the instructions is provided in Table 3.
All instructions are synchronized off a high to low transition of CE#. Inputs are accepted on the rising
edge of SCK starting with the most significant nibble. CE# must be driven low before an instruction is
entered and must be driven high after the last nibble of the instruction has been input (except for read
instructions). Any low-to-high transition on CE# before receiving the last nibble of an instruction bus
cycle, will terminate the instruction being entered and return the device to the standby mode.
Table 3: Device Operation Instructions for SST26VF016/032 (1 of 2)
Instruction
Description
Command
Cycle1
Address
Cycle(s)2
Dummy
Cycle(s)
Data
Cycle(s)
NOP
No Operation
00H
0
0
0
RSTEN
Reset Enable
66H
0
0
0
RST3
Reset Memory
99H
0
0
0
80 MHz
EQIO
Enable Quad I/O
38H
0
0
0
RSTQIO4
Reset Quad I/O
FFH
0
0
0
Read5
Read Memory
03H
3
0
1 to
High-Speed
Read5
Read Memory at Higher Speed
0BH
3
1
1 to
Set Burst6
Set Burst Length
C0H
0
0
1
Read Burst
nB Burst with Wrap
0CH
3
1
n to
Read PI7
Jump to address within 256
Byte page indexed by n
08H
1
1
1 to
Read I
Jump to address within block
indexed by n
09H
2
2
1 to
Read BI
Jump to block Indexed by n
10H
1
2
1 to
JEDEC-ID 5,8
JEDEC-ID Read
9FH
0
0
3 to
Quad J-ID8
Quad I/O J-ID Read
AFH
0
0
3 to
Erase9
Erase 4 KBytes of Memory Array
20H
3
0
0
Block Erase10
Erase 64, 32 or 8 KBytes of
Memory Array
D8H
3
0
0
Chip Erase
Erase Full Array
C7H
0
0
0
Page Program
Program 1 to 256 Data Bytes
02H
3
0
1 to 256
Write Suspend
Suspends Program/Erase
B0H
0
0
0
Sector
33 MHz
80 MHz
Write Resume
Resumes Program/Erase
30H
0
0
0
Read SID
Read Security ID
88H
1
1
1 to 32
Program SID11
Program User Security ID area
A5H
1
0
1 to 24
Lockout SID11
Lockout Security ID Programming
85H
0
0
0
RDSR12
Read Status Register
05H
0
0
1 to
WREN
Write Enable
06H
0
0
0
WRDI
Write Disable
04H
0
0
0
©2011 Silicon Storage Technology, Inc.
Maximum
Frequency
DS-25017A
11
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Table 3: Device Operation Instructions for SST26VF016/032 (Continued) (2 of 2)
Command
Cycle1
Address
Cycle(s)2
Dummy
Cycle(s)
Data
Cycle(s)
72H
0
0
1 tom/4
0
0
1 to m/4
0
0
0
Instruction
Description
RBPR13
Read Block Protection Register
WBPR11,13
Write Block Protection Register
42H
LBPR11
Lock Down Block Protection
Register
8DH
Maximum
Frequency
80 MHz
T3.0
1.
2.
3.
4.
5.
6.
7.
8.
9.
10.
11.
12.
13.
25017
One BUS cycle is two clock periods (command, access, or data).
Address bits above the most significant bit of each density can be VIL or VIH.
RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
Device accepts eight-clock command in SPI mode, or two-clock command in SQI mode.
After a power cycle, Read, High-Speed Read, and JEDEC-ID Read instructions input and output cycles are SPI bus
protocol.
Burst length– n = 8 Bytes: Data(00H); n = 16 Bytes: Data(01H); n = 32 Bytes: Data(02H); n = 64 Bytes: Data(03H).
Address is 256 Bytes page align (2’s complement)
The Quad J-ID read wraps the three Quad J-ID Bytes of data until terminated by a low-to-high transition on CE#
Sector Addresses: Use AMS - A12, remaining address are don’t care, but must be set to VIL or VIH.
Blocks are 64 KByte, 32 KByte, or 8KByte, depending on location. Block Erase Address: AMS - A16 for 64 KByte; AMS A15 for 32 KByte; AMS - A13 for 8 KByte. Remaining addresses are don’t care, but must be set to VIL or VIH.
Requires a prior WREN command.
The Read-Status register is continuous with ongoing clock cycles until terminated by a low-to-high transition on CE#.
Data is written/read from MSB to LSB. MSB = 48 for SST26VF016; 80 for SST26VF032
No Operation (NOP)
The No Operation command only cancels a Reset Enable command. NOP has no impact on any other
command.
©2011 Silicon Storage Technology, Inc.
DS-25017A
12
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Reset-Enable (RSTEN) and Reset (RST)
The Reset operation is used as a system (software) reset that puts the device in normal operating
Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).
To reset the SST26VF016/032, the host drives CE# low, sends the Reset-Enable command (66H), and
drives CE# high. Next, the host drives CE# low again, sends the Reset command (99H), and drives
CE# high, see Figure 7.
The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.
A successful command execution will reset the burst length to 8 Bytes and all the bits in the Status register to their default states, except for bit 4 (WPLD) and bit 5 (SEC). A device reset during an active
Program or Erase operation aborts the operation, which can cause the data of the targeted address
range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery
from a Write operation requires more latency time than recovery from other operations.
TCPH
CE#
MODE 3
MODE 3
MODE 3
CLK
MODE 0
SIO(3:0)
MODE 0
C1 C0
MODE 0
C3 C2
1359 F05.0
Note: C[1:0] = 66H; C[3:2] = 99H
Figure 7: Reset sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
13
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Read (33 MHz)
The Read instruction, 03H, is supported in SPI bus protocol only with clock frequencies up to 33 MHz.
This command is not supported in SQI bus protocol. The device outputs the data starting from the
specified address location, then continuously streams the data output through all addresses until terminated by a low-to-high transition on CE#. The internal address pointer will automatically increment
until the highest memory address is reached. Once the highest memory address is reached, the
address pointer will automatically return to the beginning (wrap-around) of the address space.
Initiate the Read instruction by executing an 8-bit command, 03H, followed by address bits A23:A0.
CE# must remain active low for the duration of the Read cycle. SIO2 and SIO3 must be driven VIH for
the duration of the Read cycle. See Figure 8 for Read Sequence.
CE#
MODE 3
SCK
0 1 2 3 4 5 6 7 8
ADD.
ADD.
03
SI
31 32
39 40
47 48
55 56
63 64
70
ADD.
MSB
MSB
SO
23 24
15 16
MODE 0
N
DOUT
HIGH IMPEDANCE
N+1
DOUT
N+2
DOUT
N+3
DOUT
N+4
DOUT
MSB
1359 F29.0
Note: SIO2 and SIO3 must be driven VIH
Figure 8: Read Sequence (SPI)
Enable Quad I/O (EQIO)
The Enable Quad I/O (EQIO) instruction, 38H, enables the flash device for SQI bus operation. upon
completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a
power cycle or a “Reset Quad I/O instruction” is executed. See Figure 9.
CE#
MODE 3
SCK
0
1
2
3
4
5
6
7
MODE 0
SIO0
38
SIO[3:1]
1359 F43.0
Note: C[1:0] = 38H
Figure 9: Enable Quad I/O Sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
14
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Reset Quad I/O (RSTQIO)
The Reset Quad I/O instruction, FFH, resets the device to 1-bit SPI protocol operation. To execute a
Reset Quad I/O operation, the host drives CE# low, sends the Reset Quad I/O command cycle (FFH)
then, drives CE# high. The device accepts either SPI (8 clocks) or SQI (2 clocks) command cycles. For
SPI, SIO[3:1] are don’t care for this command, but should be driven to VIH or VIL.
High-Speed Read (80 MHz)
The High-Speed Read instruction, 0BH, is supported in both SPI bus protocol and SQI protocol. On
power-up, the device is set to use SPI.
Initiate High-Speed Read by executing an 8-bit command, 0BH, followed by address bits [A23-A0] and
a dummy byte. CE# must remain active low for the duration of the High-Speed Read cycle. SIO2 and
SIO3 must be driven VIH for the duration of the Read cycle. See Figure 10 for the High-Speed Read
sequence for SPI bus protocol.
CE#
MODE 3
0 1 2 3 4 5 6 7 8
15 16
23 24
31 32
39 40
47 48
55 56
63 64
71 72
80
SCK MODE 0
ADD.
0B
SI/SIO0
ADD.
ADD.
X
N
DOUT
MSB
HIGH IMPEDANCE
SO/SIO1
N+1
DOUT
N+2
DOUT
N+3
DOUT
N+4
DOUT
1359 F31.0
Note: SIO2 and SIO3 must be driven VIH
Figure 10:High-Speed Read Sequence (SPI)
In SQI protocol, the host drives CE# low then send the Read command cycle command, 0BH, followed by
three address cycles and one dummy cycle. Each cycle is two nibbles (clocks) long, most significant nibble first.
After the dummy cycle, the Serial Quad I/O (SQI) Flash Memory outputs data on the falling edge of
the SCK signal starting from the specified address location. The device continually streams data output through all addresses until terminated by a low-to-high transition on CE#. The internal address
pointer automatically increments until the highest memory address is reached, at which point the
address pointer returns to address location 000000H.
During this operation, blocks that are Read-locked will output data 00H.
CE#
MODE 3
0
1
2
C1 C0
A5
9
MODE 3
16
CLK
MODE 0
SIO(3:0)
MODE 0
A4
A3
A2
A1
A0
X
X
H0
L0
H1
L1
H2
L2
H3
L3
MSB
Data Out
Data In
1359 F06.2
Note: C[1:0] = 0BH
Figure 11:High-Speed Read Sequence (SQI)
©2011 Silicon Storage Technology, Inc.
DS-25017A
15
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Set Burst
The Set Burst command specifies the number of bytes to be output during a Read Burst command
before the device wraps around. To set the burst length the host drives CE# low, sends the Set Burst
command cycle (C0H) and one data cycle, then drives CE# high. A cycle is two nibbles, or two clocks,
long, most significant nibble first. After power-up or reset, the burst length is set to eight Bytes (00H).
See Table 4 for burst length data and Figure 12 for the sequence.
Table 4: Burst Length Data
Burst Length
8 Bytes
16 Bytes
32 Bytes
64 Bytes
High Nibble (H0)
0h
0h
0h
0h
Low Nibble (L0)
0h
1h
2h
3h
T4.0 25017
CE#
MODE 3
SCK
0
1
2
3
MODE 0
SIO(3:0)
C1 C0 H0 L0
MSN LSN
1359 F32.0
Note: MSN = Most Significant Nibble,
LSN = Least Significant Nibble
Figure 12:Set Burst Length Sequence
Read Burst
To execute a Read Burst operation the host drives CE# low, then sends the Read Burst command
cycle (0CH), followed by three address cycles, and then one dummy cycle. Each cycle is two nibbles
(clocks) long, most significant nibble first.
After the dummy cycle, the device outputs data on the falling edge of the SCK signal starting from the
specified address location. The data output stream is continuous through all addresses until terminated by a low-to-high transition on CE#.
During Read Burst, the internal address pointer automatically increments until the last byte of the burst
is reached, then jumps to first byte of the burst. All bursts are aligned to addresses within the burst
length, see Table 5. For example, if the burst length is eight Bytes, and the start address is 06h, the
burst sequence would be: 06h, 07h, 00h, 01h, 02h, 03h, 04h, 05h, 06h, etc. The pattern would repeat
until the command was terminated by a low-to-high transition on CE#.
During this operation, blocks that are Read-locked will output data 00H.
Table 5: Burst Address Ranges
Burst Length
8 Bytes
16 Bytes
32 Bytes
64 Bytes
Burst Address Ranges
00-07H, 08-0FH, 10-17H, 18-1FH...
00-0FH, 10-1FH, 20-2FH, 30-3FH...
00-1FH, 20-3FH, 40-5FH, 60-7FH...
00-3FH, 40-7FH, 80-BFH, C0-FFH
T5.0 25017
©2011 Silicon Storage Technology, Inc.
DS-25017A
16
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Index Jump
Index Jump allows the host to read data using relative addressing instead of absolute addressing; in
some cases this reduces the number of input clocks required to access data. The SST26VF016/032
support three Index Jump options:
•
•
•
Read Page-Index-jump to address index within 256 Byte page
Read Index-jump to address index within 64 KByte block
Read Block-Index - jump to address index in another 64 KByte block.
Index Jumps following a Burst Read command are referenced from the last input address. For example, the device initiates a 64-Byte Read Burst instruction from address location 1EH and outputs an
arbitrary number of Bytes. When the device issues a Read Page-Index instruction with 40H as the offset, the device will output data from address location 5EH. Index Jump operations following a High
Speed Read (continuous read) instruction are referenced from the last address from which the full byte
of data was output.
Data output by any of the Index-Jump commands follows the pattern of the last non-Index-Jump command. For example, a Read Page-Index command following a Read Burst, with 64-Byte wrap length,
will continue to deliver data that wraps at 64-Byte boundaries after jumping to the address specified in
the Read Page-Index command.
Read Page-Index (Read PI)
The Read Page-Index (Read PI) instruction increments the address counter within a page of 256
Bytes. To execute a Read PI operation the host drives CE# low then sends the Read PI command
cycle (08H), one address cycle, and one dummy cycle. Each cycle is two nibbles (clocks) long, most
significant nibble first.
The address cycle contain a two’s complement number that specifies the number of bytes and direction the address pointer will jump. For example, to jump ahead 127 Bytes A1:A0 = 7FH; to jump back
127 Bytes A1:A0 = 81H.
The Read PI command does not cross 256 Byte page boundaries. If the jump distance exceeds the
256 Byte boundary, the address pointer wraps around to the beginning of the page, if the jump is forward, or to the end of the page, if the jump is backward. After the dummy cycle, the device outputs data
on the falling edge of the SCK signal starting from the specified address location.
Read Index
The Read Index (Read I) instruction increments the address counter a specified number of bytes within
a 64 KByte block. To execute a Read I operation the host drives CE# low then sends the Read I command cycle (09H), two address cycles, and two dummy cycles. Each cycle is two nibbles (clocks) long,
most significant nibble first.
The address cycles contain a two’s complement number that specifies the number of bytes and direction the address pointer will jump. For example, to jump ahead 256 Bytes, the address cycles would be
0100H; to jump back 256 Bytes, the address cycles would be FF00H.
The Read I command can not cross 64 KByte block boundaries, but it can cross boundaries of smaller
blocks. If the jump distance exceeds the 64 KByte block boundary, the address pointer wraps around
to the beginning of the block, if the jump is forward, and to the end of the block, if the jump is backward.
After the dummy cycles, the device outputs data on the falling edge of the SCK signal starting from the
specified address location.
©2011 Silicon Storage Technology, Inc.
DS-25017A
17
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Read Block Index (Read BI)
The Read Block Index (Read BI) instruction increments the address counter a specified number of 64
KByte blocks. To execute a Read BI operation the host drives CE# low, then sends the Read BI command cycle (10H), one address cycle, and two dummy cycles. Each cycle is two nibbles (clocks) long,
most significant nibble first.
The address cycle contains a two’s complement number specifying the number of blocks and the
direction the address pointer will jump. The least significant address bits, A15:A0, do not change.
After the dummy cycle, the device outputs data on the falling edge of the SCK signal starting from the
specified address location.
JEDEC-ID Read (SPI Protocol)
Using traditional SPI protocol, the JEDEC-ID Read instruction identifies the device as SST26VF016/
032 and the manufacturer as SST. To execute a JECEC-ID operation the host drives CE# low then
sends the JEDEC-ID command cycle (9FH). For SPI modes, each cycle is eight bits (clocks) long,
most significant bit first.
Immediately following the command cycle the device outputs data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition on CE#. The
device outputs three bytes of data: manufacturer, device type, and device ID, see Table 6. See Figure
13 for instruction sequence.
Table 6: Device ID Data Output
Device ID
Product
Manufacturer ID (Byte 1)
Device Type (Byte 2)
Device ID (Byte 3)
SST26VF016
BFH
26H
01H
SST26VF032
BFH
26H
02H
T6.1
25017
CE#
MODE 3
SCK
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34
MODE 0
SI
SO
9F
HIGH IMPEDANCE
26
BF
MSB
Device ID
MSB
1359 F38.0
Note: SIO2 and SIO3 must be driven VIH
Figure 13:JEDEC-ID Sequence (SPI Mode)
©2011 Silicon Storage Technology, Inc.
DS-25017A
18
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Quad J-ID Read (SQI Protocol)
The Quad J-ID Read instruction identifies the devices as SST26VF016/032 and manufacturer as SST.
To execute a Quad J-ID operation the host drives CE# low and then sends the Quad J-ID command
cycle (AFH). Each cycle is two nibbles (clocks) long, most significant nibble first.
Immediately following the command cycle the device outputs data on the falling edge of the SCK signal. The data output stream is continuous until terminated by a low-to-high transition of CE#. The
device outputs three bytes of data: manufacturer, device type, and device ID, see Table 6. See Figure
14 for instruction sequence.
CE#
MODE 3
SCK
SIO(3:0)
0
2
4
6
8
10
12
N
MODE 0
C1 C0 H0 L0 H1 L1 H2 L2 H0 L0 H1 L4 H2 L2
HN LN
MSN LSN
BFH
26H
Device ID
BFH
26H
Device ID
N
1359 F39.0
Note: MSN = Most significant Nibble; LSN= Least Significant Nibble
C[1:0]=AFH
Figure 14:Quad J-ID Read Sequence
Sector-Erase
The Sector-Erase instruction clears all bits in the selected 4 KByte sector to ‘1,’ but it does not change
a protected memory area. Prior to any write operation, the Write-Enable (WREN) instruction must be
executed.
To execute a Sector-Erase operation, the host drives CE# low, then sends the Sector Erase command
cycle (20H) and three address cycles, and then drives CE# high. Each cycle is two nibbles, or clocks,
long, most significant nibble first. Address bits [AMS:A12] (AMS = Most Significant Address) determine
the sector address (SAX); the remaining address bits can be VIL or VIH. Poll the BUSY bit in the Status
register or wait TSE for the completion of the internal, self-timed, Sector-Erase operation. See Figure
15 for the Sector-Erase sequence.
CE#
MODE 3
SCK
SIO(3:0)
0
1
2
4
6
MODE 0
C1 C0 A5 A4 A3 A2 A1 A0
MSN LSN
1359 F07.0
Note: MSN = Most Significant
Nibble, LSN = Least Significant Nibble
Figure 15:4 KByte Sector-Erase Sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
19
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Block-Erase
The Block-Erase instruction clears all bits in the selected block to ‘1’. Block sizes can be 8 KByte, 32
KByte or 64 KByte depending on address, see Figure 3, Memory Map, for details. A Block-Erase
instruction applied to a protected memory area will be ignored. Prior to any write operation, execute
the WREN instruction. Keep CE# active low for the duration of any command sequence.
To execute a Block-Erase operation, the host drives CE# low then sends the Block-Erase command
cycle (D8H), three address cycles, then drives CE# high. Each cycle is two nibbles, or clocks, long,
most significant nibble first. Address bits AMS-A13 determine the block address; the remaining address
bits can be VIL or VIH. For 32 KByte blocks, A14:A13 can be VIL or VIH; for 64 KByte blocks, A15:A13 can
be VIL or VIH. Poll the BUSY bit in the Status register or wait TBE for the completion of the internal, selftimed, Block-Erase operation See Figure 16 for the Block-Erase sequence.
CE#
MODE 3
SCK
0
1
2
4
6
MODE 0
SIO(3:0)
C1 C0 A5 A4 A3 A2 A1 A0
MSN LSN
1359 F08.0
Note: MSN = Most Significant Nibble,
LSN = Least Significant Nibble
C[1:0] = D8H
Figure 16:Block-Erase Sequence
Chip-Erase
The Chip-Erase instruction clears all bits in the device to ‘1.’ The Chip-Erase instruction is ignored if
any of the memory area is protected. Prior to any write operation, execute the the WREN instruction.
To execute a Chip-Erase operation, the host drives CE# low, sends the Chip-Erase command cycle
(C7H), then drives CE# high. A cycle is two nibbles, or clocks, long, most significant nibble first. Poll the
BUSY bit in the Status register or wait TCE for the completion of the internal, self-timed, Chip-Erase
operation. See Figure 17 for the Chip Erase sequence.
CE#
MODE 3
SCK
SIO(3:0)
0
1
MODE 0
C1 C0
1359 F09.0
Note: C[1:0] = C7H
Figure 17:Chip-Erase Sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
20
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Page-Program
The Page-Program instruction programs up to 256 Bytes of data in the memory. The data for the
selected page address must be in the erased state (FFH) before initiating the Page-Program operation.
A Page-Program applied to a protected memory area will be ignored. Prior to the program operation,
execute the WREN instruction.
To execute a Page-Program operation, the host drives CE# low then sends the Page Program command cycle (02H), three address cycles followed by the data to be programmed, then drives CE# high.
The programmed data must be between 1 to 256 Bytes and in whole Byte increments; sending an odd
number of nibbles will cause the last nibble to be ignored. Each cycle is two nibbles (clocks) long, most
significant bit first. Poll the BUSY bit in the Status register or wait TPP for the completion of the internal,
self-timed, Page-Program operation. See Figure 18 for the Page-Program sequence.
When executing Page-Program, the memory range for the SST26VF016/032 is divided into 256 Byte
page boundaries. The device handles shifting of more than 256 Bytes of data by maintaining the last
256 Bytes of data as the correct data to be programmed. If the target address for the Page-Program
instruction is not the beginning of the page boundary (A7:A0 are not all zero), and the number of data
input exceeds or overlaps the end of the address of the page boundary, the excess data inputs wrap
around and will be programmed at the start of that target page.
CE#
MODE 3
SCK
SIO(3:0)
0
2
4
6
8
10
12
542
MODE 0
C1 C0 A5 A4 A3 A2 A1 A0 H0 L0 H1 L1 H2 L2
HN LN
MSN LSN
Data Byte 0 Data Byte 1 Data Byte 2
Data Byte 255
1359 F10.0
Note: MSN = Most Significant Nibble, LSN = Least Significant Nibble
C[1:0] = 02H
Figure 18:Page-Program Sequence
Write-Suspend and Write-Resume
Write-Suspend allows the interruption of Sector-Erase, Block-Erase or Page-Program operations in
order to erase, program, or read data in another portion of memory. The original operation can be continued with the Write-Resume command.
Only one write operation can be suspended at a time; if an operation is already suspended, the device
will ignore the Write-Suspend command. Write-Suspend during Chip-Erase is ignored; Chip-Erase is
not a valid command while a write is suspended.
©2011 Silicon Storage Technology, Inc.
DS-25017A
21
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Write-Suspend During Sector-Erase or Block-Erase
Issuing a Write-Suspend instruction during Sector-Erase or Block-Erase allows the host to program or
read any sector that was not being erased. The device will ignore any programming commands pointing to the suspended sector(s). Any attempt to read from the suspended sector(s) will output unknown
data because the Sector- or Block-Erase will be incomplete.
To execute a Write-Suspend operation, the host drives CE# low, sends the Write Suspend command
cycle (B0H), then drives CE# high. A cycle is two nibbles long, most significant nibble first. The Status
register indicates that the erase has been suspended by changing the WSE bit from ‘0’ to ‘1,’ but the
device will not accept another command until it is ready. To determine when the device will accept a
new command, poll the BUSY bit in the Status register or wait TWS.
Write-Suspend During Page Programming
Issuing a Write-Suspend instruction during Page Programming allows the host to erase or read any
sector that is not being programmed. Erase commands pointing to the suspended sector(s) will be
ignored. Any attempt to read from the suspended page will output unknown data because the program
will be incomplete.
To execute a Write Suspend operation, the host drives CE# low, sends the Write Suspend command
cycle (B0H), then drives CE# high. A cycle is two nibbles long, most significant nibble first. The Status
register indicates that the programming has been suspended by changing the WSP bit from ‘0’ to ‘1,’
but the device will not accept another command until it is ready. To determine when the device will
accept a new command, poll the BUSY bit in the Status register or wait TWS.
Write-Resume
Write-Resume restarts a Write command that was suspended, and changes the suspend status bit in
the Status register (WSE or WSP) back to ‘0’.
To execute a Write-Resume operation, the host drives CE# low, sends the Write Resume command
cycle (30H), then drives CE# high. A cycle is two nibbles long, most significant nibble first. To determine if the internal, self-timed Write operation completed, poll the BUSY bit in the Status register, or
wait the specified time TSE, TBE or TPP for Sector-Erase, Block-Erase, or Page-Programming, respectively. The total write time before suspend and after resume will not exceed the uninterrupted write
times TSE, TBE or TPP.
Read Security ID
To execute a Read Security ID (SID) operation, the host drives CE# low, sends the Read Security ID
command cycle (88H), one address cycle, and then one dummy cycle. Each cycle is two nibbles long,
most significant nibble first.
After the dummy cycle, the device outputs data on the falling edge of the SCK signal, starting from the
specified address location. The data output stream is continuous through all SID addresses until terminated by a low-to-high transition on CE#. The internal address pointer automatically increments until
the last SID address is reached, then outputs 00H until CE# goes high.
©2011 Silicon Storage Technology, Inc.
DS-25017A
22
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Program Security ID
The Program Security ID instruction programs one to 24 Bytes of data in the user-programmable,
Security ID space. The device ignores a Program Security ID instruction pointing to an invalid or protected address, see Table 7. Prior to the program operation, execute WREN.
To execute a Program SID operation, the host drives CE# low, sends the Program Security ID command cycle (A5H), one address cycle, the data to be programmed, then drives CE# high. The programmed data must be between 1 to 24 Bytes and in whole Byte increments; sending an odd number
of nibbles will cause the last nibble to be ignored. Each cycle is two nibbles long, most significant nibble first. To determine the completion of the internal, self-timed Program SID operation, poll the BUSY
bit in the software status register, or wait TPSID for the completion of the internal self-timed Program
Security ID operation.
Table 7: Program Security ID
Program Security ID
Address Range
Pre-Programmed at factory
00H – 07H
User Programmable
08H – 1FH
T7.0
25017
Lockout Security ID
The Lockout Security ID instruction prevents any future changes to the Security ID. To execute a Lockout SID, the host drives CE# low, sends the Lockout Security ID command cycle (85H), then drives
CE# high. A cycle is two nibbles long, most significant nibble first. The user map polls the BUSY bit in
the software status register or waits TPSID for the completion of he Lockout Security ID operation.
Read-Status Register (RDSR)
The Read-Status register (RDSR) command outputs the contents of the Status register. The Status register
may be read at any time even during a Write operation. When a Write is in progress, check the BUSY bit
before sending any new commands to assure that the new commands are properly received by the device.
To execute a Read-Status-Register operation the host drives CE# low, then sends the Read-StatusRegister command cycle (05H). Each cycle is two nibbles long, most significant nibble first. Immediately after the command cycle, the device outputs data on the falling edge of the SCK signal. The data
output stream continues until terminated by a low-to-high transition on CE#. See Figure 19 for the
RDSR instruction sequence.
CE#
MODE 3
0
2
4
6
8
N
SCK MODE 0
SIO(3:0)
C1 C0 H0 L0 H0 L0 H0 L0
H1 L1
MSN LSN
Status Byte Status Byte Status Byte
Status Byte
1359 F11.0
Note: MSN = Most Significant Nibble; LSN = Least Significant Nibble
C[1:0] = 05H
Figure 19:Read-Status-Register (RDSR) Sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
23
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Write-Enable (WREN)
The Write-Enable (WREN) instruction sets the Write-Enable-Latch bit in the Status Register to ‘1,’
allowing Write operations to occur. The WREN instruction must be executed prior to any of the following operations: Sector Erase, Block Erase, Chip Erase, Page Program, Program Security ID, Lockout
Security ID, Write Block-Protection Register and Lockdown Block-Protection Register. To execute a
Write Enable the host drives CE# low then sends the Write Enable command cycle (06H) then drives
CE# high. A cycle is two nibbles (clocks) long, most significant nibble first. See Figure 20 for the WREN
instruction sequence.
CE#
MODE 3
SCK
0
1
MODE 0
SIO(3:0)
C1 C0
1359 F12.0
Note: C[1:0] =
Figure 20:Write-Enable Sequence
Write-Disable (WRDI)
The Write-Disable (WRDI) instruction sets the Write-Enable-Latch bit in the Status Register to ‘0,’ preventing Write execution without a prior WREN instruction. To execute a Write-Disable, the host drives
CE# low, sends the Write Disable command cycle (04H), then drives CE# high. A cycle is two nibbles
long, most significant nibble first.
CE#
MODE 3
SCK
0
1
MODE 0
SIO(3:0)
C1 C0
1359 F33.0
Note: C[1:0] = 04H
Figure 21:Write-Disable (WRDI) Sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
24
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Read Block-Protection Register (RBPR)
The Read Block-Protection Register instruction outputs the Block-Protection Register data which
determines the protection status. To execute a Read Block-Protection Register operation, the host
drives CE# low, and then sends the Read Block-Protection Register command cycle (72H). Each cycle
is two nibbles long, most significant nibble first.
After the command cycle, the device outputs data on the falling edge of the SCK signal starting with
the most significant nibble, see Tables 8 - 9 for definitions of each bit in the Block-Protection Register.
The RBPR command does not wrap around. After all data has been output, the device will output 0H
until terminated by a low-to-high transition on CE#. See Figure 22.
CE#
MODE 3
0
2
4
6
8
10
12
N
SCK
SIO(3:0)
C1 C0 H0 L0 H1 L1 H2 L2 H3 L3 H4 L4 H5 L5
MSN LSN
BPR [m:m-7]
HN L
BPR [7:0]
1359 F34.2
Note: MSN = Most Significant Nibble, LSN = Least Significant Nibble
Block Protection Register (BPR) m = 47/79 for SST26VF016/SST26VF032 respectively
C[1:0]=72H
Figure 22:Read Block Protection Register Sequence
Write Block-Protection Register (WBPR)
To execute a Write Block-Protection Register operation the host drives CE# low; sends the Write
Block-Protection Register command cycle (42H); then sends six cycles of data for SST25VF016, or 10
cycles of data for SST25VF032, and finally drives CE# high. Each cycle is two nibbles long, most significant nibble first. See Tables 8 - 9 for definitions of each bit in the Block-Protection Register.
CE#
MODE 3
SCK
SIO(3:0)
0
2
4
6
8
10
12
N
MODE 0
C1 C0 H0 L0 H1 L1 H2 L2 H3 L3 H4 L4 H5 L5
HN LN
MSN LSN
BPR [m:m-7]
BPR [7:0]
1359 F35.1
Note: MSN = Most Significant Nibble, LSN = Least Significant Nibble
Block Protection Register (BPR) m = 48/80 for SST26VF016/SST26VF032 respectively
C[1:0]=42H
Figure 23:Write Block Protection Register Sequence
©2011 Silicon Storage Technology, Inc.
DS-25017A
25
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Table 8: Block-Protection Register for 26VF0161
BPR Bits
Read Lock
Write Lock
Address Range
47
46
1FE000H - 1FFFFFH
Protected Block Size
8 KByte
45
44
1FC000H - 1FDFFFH
8 KByte
43
42
1FA000H - 1FBFFFH
8 KByte
41
40
1F8000H - 1F9FFFH
8 KByte
39
38
006000H - 007FFFH
8 KByte
37
36
004000H - 005FFFH
8 KByte
35
34
002000H - 003FFFH
8 KByte
33
32
000000H - 001FFFH
8 KByte
31
1F0000H - 1F7FFFH
32 KByte
30
008000H - 00FFFFH
32 KByte
29
1E0000H - 1EFFFFH
64 KByte
28
1D0000H - 1DFFFFH
64 KByte
27
1C0000H - 1CFFFFH
64 KByte
26
1B0000H - 1BFFFFH
64 KByte
25
1A0000H - 1AFFFFH
64 KByte
24
190000H - 19FFFFH
64 KByte
23
180000H - 18FFFFH
64 KByte
22
170000H - 17FFFFH
64 KByte
21
160000H - 16FFFFH
64 KByte
20
150000H - 15FFFFH
64 KByte
19
140000H - 14FFFFH
64 KByte
18
130000H - 13FFFFH
64 KByte
17
120000H - 12FFFFH
64 KByte
16
110000H - 11FFFFH
64 KByte
15
100000H - 10FFFFH
64 KByte
14
0F0000H - 0FFFFFH
64 KByte
13
0E0000H - 0EFFFFH
64 KByte
12
0D0000H - 0DFFFFH
64 KByte
11
0C0000H - 0CFFFFH
64 KByte
10
0B0000H - 0BFFFFH
64 KByte
9
0A0000H - 0AFFFFH
64 KByte
8
090000H - 09FFFFH
64 KByte
7
080000H - 08FFFFH
64 KByte
6
070000H - 07FFFFH
64 KByte
5
060000H - 06FFFFH
64 KByte
4
050000H - 05FFFFH
64 KByte
3
040000H - 04FFFFH
64 KByte
2
030000H - 03FFFFH
64 KByte
1
020000H - 02FFFFH
64 KByte
0
010000H - 01FFFFH
64 KByte
T8.0 25017
1. All blocks are write-locked and read-unlocked after power-up or reset.
©2011 Silicon Storage Technology, Inc.
DS-25017A
26
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Table 9: Block-Protection Register for 26VF032 (1 of 2)1
BPR Bits
Read Lock
Write Lock
Address Range
Protected Block Size
79
78
3FE000H - 3FFFFFH
8 KByte
77
76
3FC000H - 3FDFFFH
8 KByte
75
74
3FA000H - 3FBFFFH
8 KByte
73
72
3F8000H - 3F9FFFH
8 KByte
71
70
006000H - 007FFFH
8 KByte
69
68
004000H - 005FFFH
8 KByte
67
66
002000H - 003FFFH
8 KByte
65
64
000000H - 001FFFH
8 KByte
63
3F0000H - 3F7FFFH
32 KByte
62
008000H - 00FFFFH
32 KByte
61
3E0000H - 3EFFFFH
64 KByte
60
3D0000H - 3DFFFFH
64 KByte
59
3C0000H - 3CFFFFH
64 KByte
58
3B0000H - 3BFFFFH
64 KByte
57
3A0000H - 3AFFFFH
64 KByte
56
390000H - 39FFFFH
64 KByte
55
380000H - 38FFFFH
64 KByte
54
370000H - 37FFFFH
64 KByte
53
360000H - 36FFFFH
64 KByte
52
350000H - 35FFFFH
64 KByte
51
340000H - 34FFFFH
64 KByte
50
330000H - 33FFFFH
64 KByte
49
320000H - 32FFFFH
64 KByte
48
310000H - 31FFFFH
64 KByte
47
300000H - 30FFFFH
64 KByte
46
2F0000H - 2FFFFFH
64 KByte
45
2E0000H - 2EFFFFH
64 KByte
44
2D0000H - 2DFFFFH
64 KByte
43
2C0000H - 2CFFFFH
64 KByte
42
2B0000H - 2BFFFFH
64 KByte
41
2A0000H - 2AFFFFH
64 KByte
40
290000H - 29FFFFH
64 KByte
39
280000H - 28FFFFH
64 KByte
38
270000H - 27FFFFH
64 KByte
37
260000H - 26FFFFH
64 KByte
36
250000H - 25FFFFH
64 KByte
35
240000H - 24FFFFH
64 KByte
34
230000H - 23FFFFH
64 KByte
33
220000H - 22FFFFH
64 KByte
32
210000H - 21FFFFH
64 KByte
©2011 Silicon Storage Technology, Inc.
DS-25017A
27
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Table 9: Block-Protection Register for 26VF032 (Continued) (2 of 2)1
BPR Bits
Read Lock
Write Lock
Address Range
Protected Block Size
31
200000H - 20FFFFH
64 KByte
30
1F0000H - 1FFFFFH
64 KByte
29
1E0000H - 1EFFFFH
64 KByte
28
1D0000H - 1DFFFFH
64 KByte
27
1C0000H - 1CFFFFH
64 KByte
26
1B0000H - 1BFFFFH
64 KByte
25
1A0000H - 1AFFFFH
64 KByte
24
190000H - 19FFFFH
64 KByte
23
180000H - 18FFFFH
64 KByte
22
170000H - 17FFFFH
64 KByte
21
160000H - 16FFFFH
64 KByte
20
150000H - 15FFFFH
64 KByte
19
140000H - 14FFFFH
64 KByte
18
130000H - 13FFFFH
64 KByte
17
120000H - 12FFFFH
64 KByte
16
110000H - 11FFFFH
64 KByte
15
100000H - 10FFFFH
64 KByte
14
0F0000H - 0FFFFFH
64 KByte
13
0E0000H - 0EFFFFH
64 KByte
12
0D0000H - 0DFFFFH
64 KByte
11
0C0000H - 0CFFFFH
64 KByte
10
0B0000H - 0BFFFFH
64 KByte
9
0A0000H - 0AFFFFH
64 KByte
8
090000H - 09FFFFH
64 KByte
7
080000H - 08FFFFH
64 KByte
6
070000H - 07FFFFH
64 KByte
5
060000H - 06FFFFH
64 KByte
4
050000H - 05FFFFH
64 KByte
3
040000H - 04FFFFH
64 KByte
2
030000H - 03FFFFH
64 KByte
1
020000H - 02FFFFH
64 KByte
0
010000H - 01FFFFH
64 KByte
T9.0 25017
1. All blocks are write-locked and read-unlocked after power-up or reset.
©2011 Silicon Storage Technology, Inc.
DS-25017A
28
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Lockdown Block-Protection Register (LBPR)
The Lockdown Block-Protection Register instruction prevents changes to the Block-Protection Register. Lockdown resets after power cycling; this allows the Block-Protection Register to be changed.
To execute a Lockdown Block-Protection Register, the host drives CE# low, then sends the Lockdown
Block-Protection Register command cycle (8DH), then drives CE# high. A cycle is two nibbles long,
most significant nibble first.
CE#
MODE 3
SCK
0
1
MODE 0
SIO(3:0)
C1 C0
1359 F30.0
Note: C[1:0]=8DH
Figure 24:Lockdown Block-Protection Register
©2011 Silicon Storage Technology, Inc.
DS-25017A
29
04/11
Serial Quad I/O (SQI) Flash Memory
SST26VF016 / SST26VF032
A Microchip Technology Company
Data Sheet
Electrical Specifications
Absolute Maximum Stress Ratings (Applied conditions greater than those listed under “Absolute
Maximum Stress Ratings” may cause permanent damage to the device. This is a stress rating only and
functional operation of the device at these conditions or conditions greater than those defined in the
operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)
Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55°C to +125°C
Storage Temperature. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -65°C to +150°C
D. C. Voltage on Any Pin to Ground Potential . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.5V to VDD+0.5V
Transient Voltage (
工商网监
湘ICP备2023018690号
