SY100ELT22
Dual TTL-to-Differential PECL Translator
Features
General Description
•
•
•
•
•
•
The SY100ELT22 is a dual TTL-to-differential PECL
translator. Because positive ECL (PECL) levels are
used, only +5V and ground is required. The small
outline 8-lead SOIC package and the low-skew,
dual-gate design of the SY100ELT22 makes it ideal for
applications that require the translation of a clock and
a data signal.
300 ps Typical Propagation Delay
很抱歉,暂时无法提供与“SY10ELT22ZG”相匹配的价格&库存,您可以联系我们找货
免费人工找货- 国内价格 香港价格
- 1+80.300071+9.70830
- 10+44.7244710+5.40720
- 50+40.2803150+4.86990
- 100+37.31754100+4.51170
- 500+36.72200500+4.43970
- 1000+36.573121000+4.42170
- 2000+36.275362000+4.38570
- 4000+36.052034000+4.35870