SY100ELT22
Dual TTL-to-Differential PECL Translator
Features
General Description
•
•
•
•
•
•
The SY100ELT22 is a dual TTL-to-differential PECL
translator. Because positive ECL (PECL) levels are
used, only +5V and ground is required. The small
outline 8-lead SOIC package and the low-skew,
dual-gate design of the SY100ELT22 makes it ideal for
applications that require the translation of a clock and
a data signal.
300 ps Typical Propagation Delay
很抱歉,暂时无法提供与“SY10ELT22ZI”相匹配的价格&库存,您可以联系我们找货
免费人工找货