TMC2074
Dual Mode CircLink™
Controller
Datasheet
PRODUCT FEATURES
Low Power CMOS, 3.3 Volt Power Supply with 5
Volt Tolerant I/O
Supports 8 Bit Programmable General Purpose
I/O at peripheral Mode
Supports 8/16-Bit Data Bus
Supports 16 Bit Input and 16 Bit Output at
Standalone Mode
Dual Communication Modes (with Peripheral
Mode)
−
Both 86xx and 68hxx Platforms
1K On-chip Dual Port Buffer Memory
Enhanced Token Passing Protocol from ARCNET
−
−
−
−
−
Sequential I/O Mapped Access
Maximum 31 Nodes per Network
Token Retry Mechanism
Maximum 256 Bytes per Packet
Consecutive Node ID Assignment
Memory Mirror
Network Standard Time
−
−
−
Intelligent 1-Bit Error Correction
Magnetic Saturation Prevention
Bus, Star and Tree
Low Cost Media can be Used
−
Network Time Synchronization
Automatic Time Stamping
1 Internal and 2 External
Flexible Topologies
−
Shared Memory within Network
Free Format Mode
Remote Buffer Mode
3 Port Hub Integrated
−
RS485 Differential Driver
Fiber Optics and Twisted Pair Cable Supported
128-Pin, VTQFP Lead-free RoHS Compliant
Package
Temperature Range from 0 to 70 Degrees C
Coded Mark Inversion
−
−
−
−
Dual Operation Modes
−
−
Peripheral (Host) Mode Operates with MCU
Standalone (I/O) Mode Operates without MCU
SMSC TMC2074
Page 1
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
ORDERING INFORMATION
Order Number(s):
TMC2074-NU for 128 Pin, VTQFP Lead-Free RoHS Compliant Package
80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123
Copyright © 2008 SMSC or its subsidiaries. All rights reserved.
Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete
information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no
responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without
notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information
does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of
SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's
standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or
errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon
request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure
could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC
and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms
of Sale Agreement, may be obtained by visiting SMSC’s website at http://www.smsc.com. SMSC is a registered trademark of Standard Microsystems
Corporation (“SMSC”). Product names and company names are the trademarks of their respective holders.
SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES
OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND
ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY
DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR
REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC
OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO
HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH
DAMAGES.
Revision 0.2 (10-23-08)
Page 2
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Table of Contents
Chapter 1
General Description................................................................................................................................6
1.1
About CircLink...................................................................................................................................................6
1.2
About TMC2074 .................................................................................................................................................7
1.3
Internal Block Diagram .....................................................................................................................................8
1.4
Pin Configuration ..............................................................................................................................................9
1.5
Pin Description by Functions.........................................................................................................................13
1.5.1
CPU Interface Pins (27) .................................................................................................................................13
1.5.2
Transceiver Interface Pins (5)........................................................................................................................13
1.5.3
Setup Pins (37) ..............................................................................................................................................14
1.5.4
External Output or I/O Pins (10).....................................................................................................................14
1.5.5
Test Pins (5) ..................................................................................................................................................15
1.5.6
Clock Pins (3) ................................................................................................................................................15
1.6
Setup Pins........................................................................................................................................................16
1.6.1
CPU Type Selection.......................................................................................................................................16
1.6.2
Address Multiplex Selection ...........................................................................................................................17
1.6.3
Write Timing Selection ...................................................................................................................................18
1.6.4
Read Timing Selection...................................................................................................................................19
1.6.5
Data Bus Width Selection ..............................................................................................................................20
1.6.6
Data Bus Byte Swap ......................................................................................................................................20
1.6.7
Data Strobe Polarity Specification..................................................................................................................20
1.6.8
Page Size Selection.......................................................................................................................................21
1.6.9
Maximum Node (MAXID) Number Setup .......................................................................................................21
1.6.10
Node ID Setup............................................................................................................................................21
1.6.11
NST Resolution Setup................................................................................................................................22
1.6.12
Standalone Mode Specification ..................................................................................................................22
1.6.13
Warning Timer Resolution/Standalone Sending Schedule Setup...............................................................22
1.6.14
Diagnosis Mode..........................................................................................................................................22
1.6.15
Prescaler Setup for Communication Speed................................................................................................22
1.6.16
NST Carry Output Digit Select....................................................................................................................23
1.6.17
CMI Bypass Specification...........................................................................................................................23
1.6.18
HUB Function ON/OFF ..............................................................................................................................23
1.6.19
Optical Transceiver Mode ..........................................................................................................................23
1.6.20
TXEN Polarity Select..................................................................................................................................24
1.6.21
Extension Timer Setting 1 ..........................................................................................................................24
1.6.22
Test Pins ....................................................................................................................................................24
Chapter 2
Functional Description.........................................................................................................................25
2.1
Communication Specification ........................................................................................................................25
2.2
Message Class.................................................................................................................................................25
2.3
CircLink Network Communication Protocol Overview ................................................................................26
2.4
CircLink Protocol Enhancement ....................................................................................................................27
2.4.1
Reducing Token Loss ....................................................................................................................................27
2.4.2
Reduction of Network Reconfiguration Time..................................................................................................27
2.4.3
Reduction of Reconfiguration Burst Signal Send Time ..................................................................................28
2.5
RAM Page Expansion......................................................................................................................................28
2.5.1
RAM Access ..................................................................................................................................................29
2.5.2
Packet Buffer Structure..................................................................................................................................31
2.5.3
Packet Data Structure....................................................................................................................................32
2.6
CPU Interface...................................................................................................................................................33
2.6.1
CPU Identification and Compatibility between Intel and Motorola Processors ...............................................33
SMSC TMC2074
Page 3
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.6.2
Interface Restrictions .....................................................................................................................................34
2.7
CircLink Operation and Communication Modes ..........................................................................................35
2.7.1
Operational Mode ..........................................................................................................................................35
2.7.2
Communication Mode ....................................................................................................................................36
2.8
Sending in Peripheral Mode ...........................................................................................................................38
2.8.1
Example of Sending Control from CPU in Free Format Mode .......................................................................38
2.8.2
TX Control from CPU in Remote Buffer Mode ...............................................................................................39
2.9
Receive in Peripheral Mode............................................................................................................................39
2.9.1
Temporary Receive and Direct Receive ........................................................................................................40
2.9.2
Example of Receive Flow in Free Format Mode ............................................................................................43
2.9.3
Example of Receive Flow in Remote Buffer Mode.........................................................................................44
2.9.4
Warning Timer (WT) at Remote Buffer Receive ............................................................................................44
2.10
2.10.1
2.10.2
2.10.3
Standalone Mode .........................................................................................................................................47
General Description of Standalone Mode...................................................................................................47
Sending in Standalone Mode .....................................................................................................................47
Reception in Standalone Mode ..................................................................................................................50
2.11
Diagnostic Mode ..........................................................................................................................................54
2.12
2.12.1
2.12.2
2.12.3
2.12.4
Network Standard Time (NST) ....................................................................................................................55
Functions Provided by NST........................................................................................................................55
Time-synchronous Sequence.....................................................................................................................56
Phase Error ................................................................................................................................................57
nNSTCOUT Pulse Generation Cycle .........................................................................................................60
2.13
CMI Modem...................................................................................................................................................62
2.14
2.14.1
2.14.2
HUB Function...............................................................................................................................................62
Operation Example of HUB Function .........................................................................................................64
Timer Expansion in Multi-stage Cascade Connection ................................................................................65
2.15
8-Bit General-purpose I/O Port (New function) .........................................................................................66
Chapter 3
3.1
Description of Registers ......................................................................................................................67
Register Map....................................................................................................................................................67
3.2
Details of Register ...........................................................................................................................................70
3.2.1
COMR0 Register: Status/interrupt Mask Register..........................................................................................70
3.2.2
COMR1 Register: Diagnostic/Command Register .........................................................................................72
3.2.3
COMR2 Register: Page Register ...................................................................................................................74
3.2.4
COMR3 Register: Page-internal Address Register ........................................................................................75
3.2.5
COMR5 Register: Sub-address Register .......................................................................................................77
3.2.6
COMR6 Register: Configuration Register ......................................................................................................78
3.2.7
COMR7 Register............................................................................................................................................80
3.2.8
NST Register: Network Standard Time..........................................................................................................84
3.2.9
INTSTA Register: EC Interrupt Status ...........................................................................................................84
3.2.10
INTMSK Register: EC Interrupt Mask.........................................................................................................87
3.2.11
ECCMD Register: EC Command Register .................................................................................................88
3.2.12
RSID Register: Receive SID ......................................................................................................................89
3.2.13
SSID Register: SID.....................................................................................................................................89
3.2.14
RXFH Register: Receive Flag (higher side)................................................................................................90
3.2.15
RXFL Register: Receive Flag (lower side)..................................................................................................91
3.2.16
CMID Register: Clock Master Node ID.......................................................................................................92
3.2.17
MODE Register: Operation Mode Setup Register ......................................................................................93
3.2.18
CARRY Register: Carry Selection for External Output ...............................................................................95
3.2.19
RXMH register: Receive mode (higher side) ..............................................................................................96
3.2.20
RXML Register: Receive Mode (lower side)...............................................................................................97
3.2.21
MAXID Register: Selection of Max. ID........................................................................................................98
3.2.22
NID Register: Selection of the Node ID ......................................................................................................98
3.2.23
PS Register: Page Size Selection ..............................................................................................................99
Revision 0.2 (10-23-08)
Page 4
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.24
3.2.25
3.2.26
3.2.27
CKP Register: Communication Rate Selection...........................................................................................99
NSTDIF Register: NST Phase Difference ................................................................................................100
PININFO Register: Pin Setup Information ................................................................................................101
ERRINFO Register: Error Information ......................................................................................................102
A-1 Outline ................................................................................................................................................................104
A-2 CMI Code............................................................................................................................................................104
A-3 CMI Modem Configuration................................................................................................................................105
A-4 CMITX Block ......................................................................................................................................................106
A-5 CMIRX Block ......................................................................................................................................................107
A-6 Details Regarding Reception............................................................................................................................108
List of Figures
Figure 1
Figure 2
Figure 3
Figure 4
Figure 5
Figure 6
Figure 7
Figure 8
Figure 9
Figure 10
Figure 11
Figure 12
Figure 13
Figure 14
Figure 15
Figure 16
Figure 17
Figure 18
Figure 19
Figure 20
Figure 21
- TMC2074 Block Diagram .......................................................................................................................8
- Pin Names: Pin Name in Peripheral Mode/Pin Name in Standalone Mode ...........................................9
- Motorola CPU Mode (68hxx) ................................................................................................................16
- Intel CPU Mode (86xx) .........................................................................................................................16
- Non-Multiplex Bus ................................................................................................................................17
- Multiplex (Ale Falling-Edge Type) .........................................................................................................17
- Multiplex (Ale Rising-Edge Type) .........................................................................................................18
- Packet Structure of Free Format Mode (Example of 32 bytes/page) ....................................................36
- Packet Structure of Remote Buffer Mode (Example of 32 bytes/page).................................................37
- Data Import Timing in Standalone Mode and External Trigger Mode (Mode 3)....................................49
- Transmission Packet Buffer Configuration (Mode 1, 2) ........................................................................49
- Transmission Packet Buffer Configuration (Mode 3) ............................................................................50
- Strobe Output Timing in Standalone Mode, External Trigger Mode (Mode 3) ......................................51
- Reception Packet Buffer Configuration (SPRE [2:0] = other than 111).................................................52
- Reception Packet Buffer Configuration (SPRE [2:0]=111)....................................................................53
- Internal 3 Port HUB Block Diagram ......................................................................................................63
- CMI Coding State transition diagram ..................................................................................................104
- CMI Modem Block Diagram................................................................................................................105
- Example of Unstable Comparator Output ...........................................................................................108
- TMC2074 128 Pin Package Outline ...................................................................................................111
- Timing Measurement Points ...............................................................................................................115
List of Tables
Table 1
Table 2
Table 3
Table 4
Table 5
Table 6
Table 7
Table 8
- Pin Lists Sorted by Function.....................................................................................................................10
- The Number of Nodes and RAM Page Size.............................................................................................28
- CPU Type ................................................................................................................................................33
- Distinction and Matching of the CPU Type...............................................................................................33
- Page Format of Packet Buffer ..................................................................................................................42
- Transmission Period According to Timer Setup .......................................................................................48
- CircLink Register Map..............................................................................................................................67
- TMC2074 128 Pin Package Parameters................................................................................................111
SMSC TMC2074
Page 5
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Chapter 1
1.1
General Description
About CircLink
The CircLink networking controller was developed for small control-oriented local network data
communication based on ARCNET’s token-passing protocol that guarantees message integrity and
calculatable maximum cycle time.
In a CircLink network, when a node receives the token it becomes the temporary master of the network for
a fixed, short period of time. No node can dominate the network since token control must be relinquished
when transmission is complete. Once a transmission is completed the token is passed on to the next node
(logical neighbor), allowing it to be come the master.
Because of this token passing scheme, maximum waiting time for network access can be calculated and
the time performance of the network is predictable or deterministic. Control networking applications require
predictable performance to ensure that controlled events occur when required. However, reconfiguration of
a regular ARCNET network becomes necessary when the token is missed due to electronic and magnetic
noise. In these cases, the maximum wait time for sending datagrams cannot be guaranteed and the realtime characteristic is impaired. CircLink makes several modification to the original ARCNET protocol (such
as maximum and consecutive node ID assignment) to avoid token missing as much as possible and
reduce the network reconfiguration time.
CircLink implements other enhancements to the ARCNET protocol including a smaller-sized network ,
shorter packet size, and remote buffer mode operation that enable more efficient and reliable small,
control-oriented LANs. In addition, CircLink introduces several unique features for reducing overall system
cost while increasing system reliability.
CircLink can operate under a special mode called “Standalone” or “I/O” mode. In this mode, CircLink does
not need an administrating CPU for each node. Only one CPU is needed to manage a CircLink network
composed up to maximum 31 nodes, reducing cost and complexity.
In a CircLink network, the data sent by the source node is received by all other nodes in the network and
stored according to node source ID. For the target node the received data is executed per ARCNET flow
control and the data is stored in its buffer RAM. The receiving node processes the data while the remaining
nodes on the network discard the data when the receiving node has completed. This memory-mirroring
function assures higher reliability and significantly reduces network traffic.
Network Standard Time (NST) is also a unique CircLink feature. NST is realized by synchronizing the
individual local time on each network node to the clock master in the designated node from which the
packet is sent. CircLink also uses CMI code for transmitting signals, rather than the dipulse or bipolar
signals that are the standard ARCNET signals. Since CMI encoding eliminates the DC element, a simple
combination of a standard RS485 IC and a pulse transformer can be used to implement a transformercoupled network.
Revision 0.2 (10-23-08)
Page 6
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
1.2
About TMC2074
The TMC2074 network controller is CircLink technology’s flagship product. The TMC2074’s flexibility and
rich feature set enable a high-reliability and high-performance, real-time and control-oriented network
without the cumbersome middle layer protocol stacks and complex packet prioritization schemes typically
required.
TMC2074 operates at network data transfer rates up to 5 Mbps. Its embedded 1 kByte RAM can be
configured into a maximum of 32 pages to implement a 31-node network where each node in the network
has the same local memory.
The TMC2074 has two operational modes: “Peripheral Mode” and “Standalone Mode”. It can operate with
or without the existence of a system CPU on a network node. In Peripheral Mode, the TMC2074 has two
selectable communication modes, “Free Format Mode” and “Remote Buffer Mode”. Free Format mode,
retained from ARCNET, is “packet oriented” communication. Remote Buffer mode communication is a
CircLink-specific feature, and is a token oriented communication, which includes automatic data
transmission when the token arrives.
The TMC2074 has a flexible 8-bit or 16-bit databus to interface various CPU types including X86, 68XX,
and SHX with multiplexed or non-multiplexed address/data. When operating in Peripheral mode, the
TMC2074 has 8-bit programmable I/O available. When operating in Standalone mode, the TMC2074’s I/O
configuration is16-bit. The TMC2074 also integrates a 3-port hub (two ports for external connection) to
accommodate various network topologies (Bus, Star, etc.) and combinations.
SMSC TMC2074
Page 7
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
1.3
Internal Block Diagram
nMUX nRWM W16 nSWAP
Micro-Controller bus
Others
Clock
nNSTCOUT
FLASHO
Memory Access Mediation Circuit
Register Access
Control Circuit
Mode Setting
Address pointer
Address
Multiplexer
EC Command
Page Register
Address Register
Buffer Memory
Receive Mode(#01-#31)
Diag. Register
Receive Flag(#01-#31)
Data Register H
Interrupt Status
Interrupt Mask
Clock Master SID
512B
Address Pointer
Improved ARCNET Protocol
Micro Sequencer
512B
Working Registers
Data Register L
Net. Standard Time
Data Latch
Alarm Setting
Receive SID
TENT-ID Register
Search SID
CONFIG Register
MAX ID Setting (MAXID)
SETUP Registers
Data Latch
RECON Timer
Node ID Setting (NID)
Shift Register
TX Signal
Generator
RX Synchronous circuit
3Port HUB Circuit
Page Size Setting (PS)
Data Rate Setting
PIN-INFO
CMI Encode
Reset Circuit
ERR-INFO
MAXID
NID
CMI Decode
OSC
CMI Synchro
PS
CKP
nSTALONE
nDIAG
nHUBON
nCMIBYP
TXEN2 TXEN TXD RXIN2 RXIN
Figure 1 - TMC2074 Block Diagram
Revision 0.2 (10-23-08)
Page 8
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
1.4
Pin Configuration
*1
VDD
MAXID0
MAXID1
MAXID2
MAXID3
MAXID4
NC
X
NC
X
CKP0
*2
CKP1
X
CKP2
X
VSS
MCKIN
VDD
X1
X2
VSS
nNSTCOUT
FLASHO
GPIO0 / PO8
GPIO1 / PO9
GPIO2 / PO10
VSS
GPIO3 / PO11
GPIO4 / PO12
GPIO5 / PO13
GPIO6 / PO14
GPIO7 / PO15
VSS
X
NC
*2 *3 *3 *1 *3
NC
*2
NC
*2
96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65
*1 VDD
X
98
WPRE1 / SPRE1
99
WPRE2 / SPRE2
100
NC
101
nTEST0
102
nTEST1
103
nTEST2
104
nTEST3
105
(High) / NSTC0
106
nEHRD / NSTC1
107
108
*2 VSS
nEHWR / NSTC2
109
(High) / NSTC3
110
nCMIBYP
111
nOPMD
112
*1 VDD
X
64 VSS
63 NID4
62 NID3
97
WPRE0 / SPRE0
61 NID2
60 NID1
59 NID0
nHUBON
114
115
nMUX / SCM0
116
nRWM / SCM1
117
W16 / SCM2
118
nSWAP / SCM3
119
nCS / SCM4
*2 VSS
NC
122
NC
123
A0 / PO0 (nPOSTR)
124
*1 VDD
44 VSS
43 TXEN2
42 TXD
41 TXEN
40 nINTR / NSTUNLOC
39 VSS
38 nRESET
37 NC
36 NC
35 D15 / PI15
126
A2 (ALE) / PO2
*2 VSS
X
*1
46 RXIN
45 TXENPOL
125
A1 /PO1
55 NC
54 NSTPRE2
53 NSTPRE1
48 RXIN2
47 ET1
120
X
X
50 nDIAG
49 VDD
121
X
58 NC
57 PS1
56 PS0
52 NSTPRE0
51 nSTALONE
113
NC
*2
34 D14 / PI14
33 VDD
127
128
VSS
NC
D13 / PI13
D12 / PI12
VSS
D11 / PI11
D10 / PI10
VDD
D9 / PI9
nRD (nDS) / PO6
D8 / PI8
nDSINV / CMIERRMD
D7 / PI7
NC
D6 / PI6
NC
*2
VSS
A5 / PO5
X
D5 (AD5) / PI5
A4 / PO4
X
D4 (AD4) / PI4
A3 (ALEPOL) / PO3
X
VDD
VDD
*1
*2
*4
X
X
*1
9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
D3 (AD3) / PI3
8
D2 (AD2) / PI2
7
D1 (AD1) / PI1
6
D0 (AD0) / PI0 (nPISTR)
5
VSS
4
NC
3
nWR (DIR) / PO7
2
nTMODE
1
*2
*1
*2
*3
*4
X
*1
*2
*1
*2
X
Power supply (VDD)
Power supply (Vss)
Clock Signal
Reset Signal
NC
*2
Figure 2 - Pin Names: Pin Name in Peripheral Mode/Pin Name in Standalone Mode
SMSC TMC2074
Page 9
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Table 1- Pin Lists Sorted by Function
Pin
Count
Pin NO.
CPU Interface
1
38
2
120
3
124
4
126
5
127
6
2
7
3
8
4
9
8
10
10
11
13
12
14
13
15
14
16
15
18
16
19
17
21
18
22
19
23
20
24
21
26
22
27
23
29
24
30
25
34
26
35
27
40
Peripheral Mode
Pin Name Direction
nRESET
nCS
A0
A1
A2/ALE
A3/ALEPOL
A4
A5
nRD/nDS
nWR/DIR
D0/AD0
D1/AD1
D2/AD2
D3/AD3
D4/AD4
D5/AD5
D6
D7
D8
D9
D10
D11
D12
D13
D14
D15
nINTR
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
OUT
Standalone Mode
Pin Name Direction
nRESET
SCM4
Input Buffer
Type
Pull-Up
Output Buffer
Drive
Type
Internal
T-NRM
---
---
Internal
T-NRM
---
---
Internal
T-NRM
PO1
PO2
PO3
PO4
PO5
PO6
PO7
PI0/nPISTR
PI1
PI2
PI3
PI4
PI5
PI6
PI7
PI8
PI9
PI10
PI11
PI12
PI13
PI14
PI15
NSTUNLOC
IN
IN
3s/O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
OUT
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
---
---
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
IN
OUT
OUT
IN
OUT
RXIN
TXEN
TXD
RXIN2
TXEN2
IN
OUT
OUT
IN
OUT
Internal
T-NRM
---
---
---
IN
OUT
IN
X1
X2
MCKIN
IN
OUT
IN
PO0/nPOSTR
Total:27
Transceiver Interface
1
RXIN
46
2
TXEN
41
3
TXD
42
4
RXIN2
48
5
TXEN2
43
---
---
---
4mA
4mA
Internal
T-NRM
---
---
---
4mA
---
---
---
---
---
---
---
---
Internal
T-NRM
---
---
---
Total:5
Clock
1
2
3
82
83
80
X1
X2
MCKIN
Total:3
Revision 0.2 (10-23-08)
Page 10
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Pin
Count
Pin NO.
Setup Pins
1
116
2
117
3
118
4
119
5
52
6
53
7
54
8
56
9
57
10
59
11
60
12
61
13
62
14
63
15
67
16
68
17
69
18
70
19
71
20
73
21
74
22
75
23
51
24
50
25
45
26
98
27
99
28
100
29
106
30
107
31
109
32
110
33
7
34
111
35
114
36
112
37
47
Peripheral Mode
Pin Name Directon
nMUX
nRWM
W16
nSWAP
NSTPRE0
NSTPRE1
NSTPRE2
PS0
PS1
NID0
NID1
NID2
NID3
NID4
MAXID0
MAXID1
MAXID2
MAXID3
MAXID4
CKP0
CKP1
CKP2
nSTALONE =H
nDIAG
TXENPOL
WPRE0
WPRE1
WPRE2
Un-USE(High)
nEHRD
nEHWR
Un-USE(High)
nDSINV
nCMIBYP
nHUBON
nOPMD
ET1
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
Standalone Mode
Input Buffer
Pin Name Direction Pull-Up Type
SCM0
SCM1
SCM2
SCM3
NSTPRE0
NSTPRE1
NSTPRE2
PS0
PS1
NID0
NID1
NID2
NID3
NID4
MAXID0
MAXID1
MAXID2
MAXID3
MAXID4
CKP0
CKP1
CKP2
nSTALONE =L
nDIAG
TXENPOL
SPRE0
SPRE1
SPRE2
NSTC0
NSTC1
NSTC2
NSTC3
CMIERRMD
nCMIBYP
nHUBON
nOPMD
ET1
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
Output Buffer
Drive Type
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Internal T-NRM
---
---
Total:37
SMSC TMC2074
Page 11
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Pin
Count
Pin NO.
Peripheral Mode
Pin Name Direction
Output or I/O Pins
1
nNSTCOUT
85
2
FLASHO
86
GPIO0
3
87
GPIO1
4
88
GPIO2
5
89
GPIO3
6
91
GPIO4
7
92
GPIO5
8
93
GPIO6
9
94
GPIO7
10
95
OUT
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
Standalone Mode
Pin Name Direction
nNSTCOUT
FLASHO
PO8
PO9
PO10
PO11
PO12
PO13
PO14
PO15
OUT
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
3s.O
Input Buffer
Pull-Up Type
---
---
---
---
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Internal
T-NRM
Output Bufer
Drive
Type
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
4mA
Total:10
Test Pins
1
102
2
103
3
104
4
105
5
9
Total 5
Power Pins
nTEST0
nTEST1
nTEST2
nTEST3
nTMODE
IN
IN
IN
IN
IN
nTEST0
nTEST1
nTEST2
nTEST3
nTMODE
IN
IN
IN
IN
IN
Nothing T-NRM
---
---
Nothing T-NRM
---
---
Nothing T-NRM
---
---
Nothing T-NRM
---
---
Internal
T-NRM
---
---
1,17,25,
1-10
33,49,65
,81,97,
VDD
PWR
VDD
PWR
---
---
---
---
VSS
PWR
VSS
PWR
---
---
---
---
NC (Open)
---
NC (Open)
---
---
---
---
---
113,125
12,20,28,
32,39,44,
11-24 64,76,84,
90,96,108
,121,128
Total 24
NC Pins
5,6,11,31,
36,37,55,
58,66,72,
1-17
77,78,79,
101,115,
122,123
Total 17
Total Pin = 128
(High) : Connect to VDD
(Open) : Not Connect
T-NRM TTL Level Input w /o schmitt
3s/O Tri-state Output or Nomal Output
3s.O Tri-state Output
Revision 0.2 (10-23-08)
Page 12
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
1.5
Pin Description by Functions
* A pin name starting with “n” indicates an active-low pin.
1.5.1
1.5.2
CPU Interface Pins (27)
D[15:6]/PI[15:6]
Data Bus / Standalone Input Port (bit15-6)
D[5:1]/AD[5:1]/PI[5:1]
Data Bus / Address Data Bus / Standalone Input Port (bit5-1)
D[0]//AD[0]//PI[0]/nPISTR
Data Bus / Address Data Bus / Standalone Input Port (bit5-0)
/Standalone strobe Input Port
nCS/SCM[4]
Chip Select Input / Standalone Designate CMID (bit4)
nWR/DIR/PO[7]
Write Signal Input / Access Direction / Standalone Input Port (bit7)
nRD/nDS/PO[6]
Read Signal Input / Data strobe / Standalone Input Port (bit6)
A[5:4]/PO[5:4]
Address Input / Standalone Input Port (bit5-4)
A[3]/ALEPOL/PO[3]
Address Input / ALE Designate Polarity / Standalone Output Port (bit3)
A[2]/ALE/PO[2]
Address Input / ALE / Standalone Output Port (bit2)
A[1]/PO[1]
Address Input / Standalone Output Port (bit1)
A[0]/PO[0]]/nPOSTR
Address Input / Standalone Output Port (bit0) / Standalone strobe Input
Port
nINTR/NSTUNLOC
Interrupt Output / NSTUNLOC Flag Output for Standalone
nRESET
Reset Input (Active Low)
Transceiver Interface Pins (5)
RXIN
Port1 Receive Data Input
TXEN
Port1 Transmit Enable Output
TXD
Transmit Data Output (Port1 & 2 Common)
RXIN2
Port2 Receive Data Input
TXEN2
Port2 Transmit Enable Output
SMSC TMC2074
Page 13
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
1.5.3
Setup Pins (37)
nMUX/SCM[0]
Select Address Multiplex Mode/Standalone Designate CMID (bit0)
nRWM/SCM[1]
Select R/W Mode / Standalone Designate CMID (bit1)
W16/SCM[2]
Select Data Bus Width / Standalone Designate CMID (bit2)
nSWAP/SCM[3]
Select Swap Mode / Standalone Designate CMID (bit3)
nDSINV/CMIERRMD
nDS Designate Polarity / Standalone CMI Receive Error Mode
PS[1:0]
Determine Page Size (*1)
NID[4:0]
Determine MyID Number (*1)
MAXID[4:0]
Determine MAXID Number (*1)
CKP[2:0]
Determine Data Rate (*1)
NSTPRE[2:0]
NST Resolution
nSTALONE
Select Standalone Mode
WPRE[2:0]/SPRE[2:0]
Select Warning Timer Resolution / Standalone TX Schedule
nDIAG
Select Diagnostics Mode
ET1
Determine ARCNET Extended Timer (*1)
NSTC[3]
Select NST Carry Output Digit in Standalone Mode bit[3]
nEHWR/NSTC[2]
Enhanced Write / NST Carry Output Digit in Standalone Mode bit[2]
nEHRD/NSTC[1]
Enhanced Read / NST Carry Output Digit in Standalone Mode bit[1]
NSTC[0]
NST Carry Output Digit in Standalone Mode bit[0]
TXENPOL
TXEN,TXEN2 Designate Polarity
nOPMD
Select Optical Transceiver Mode
nCMIBYP
Bypass CMI Modem
nHUBON
ON/OFF Determine of Internal HUB function
(*1) Could be also determined by the register at the Peripheral Mode
1.5.4
External Output or I/O Pins (10)
nNSTCOUT
NST Carry Output
FLASHO
Outside Output for FLASH
Revision 0.2 (10-23-08)
Page 14
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
GPIO[7:0]/PO[15:8]
1.5.5
1.5.6
General-purpose I/O port (bit7-0) / Standalone Output Port (bit15-8)
Test Pins (5)
nTEST[3:0]
Test Pins
nTMODE
Test Mode
Clock Pins (3)
X1
X2
MCK
(Internal MasterClock)
MCKIN
- Using an external clock :
X1 is connected to GND with MCKIN connected to the input of the external clock
- Using XTAL:
MCKIN is connected to VDD with X1 , X2 connected to the Crystal Oscillator
SMSC TMC2074
Page 15
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
1.6
Setup Pins
Setup pins are strapped high or low to configure options according to system design. For low, strap to
ground. Many pins have internal pullups on their input buffers. These pins can be left unconnected to keep
them in high state.
1.6.1
CPU Type Selection
(nRWM/SCM[1]: Pin)
Peripheral mode: This pin selects the CPU type; in this case, the definition of nWR/DIR (pin) and
nRD/nDS (pin) are selected (refer to Figure 3 - Motorola CPU Mode (68hxx).
Standalone mode: This pin is the clock –master-ID-specification input SCM[1].
[nRWM=H, nDSINV=H]
Read Cycle
Write Cycle
DIR
nDS
Figure 3- Motorola CPU Mode (68hxx)
[nRWM=L, nDSINV=L or H]
Write Cycle
Read Cycle
nWR
nRD
Figure 4 - Intel CPU Mode (86xx)
Revision 0.2 (10-23-08)
Page 16
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
1.6.2
Address Multiplex Selection
(nMUX/SCM[0]: Pin)
In peripheral mode, this pin specifies the system data bus from bit5 to 0 and whether or not the addresses
are multiplexed (Refer to Figure 5 - Non-Multiplex Bus). When the multiplexing bus option is selected, the
polarity of A2/ALE is specified based on A3/ALEPOL. In standalone mode, this pin is the clock-master-IDspecification input SCM[0].
[In case of nMUX=H]\
D 15-8
D ata H igh Byte
D 7-0
D ata Low Byte
A5-0
Address
Figure 5 - Non-Multiplex Bus
[In Case of nMUX=L, ALEPOL=H]
1 B u s C yc le
D 1 5 -8
D a ta H ig h B yte
D 7 -6
D a ta b it7 -6
A D 5 -0
A d d re s s
D a ta b it5 -0
ALE
Figure 6 - Multiplex (Ale Falling-Edge Type)
SMSC TMC2074
Page 17
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
[In case of nMUX=L, ALEPOL=L]
1 B u s C yc le
D 1 5 -8
D a ta H ig h B yte
D 7 -6
D a ta b it7 -6
A D 5 -0
A d d re s s
D a ta b it5 -0
ALE
Figure 7 - Multiplex (Ale Rising-Edge Type)
1.6.3
Write Timing Selection
(nEHWR/NSTC[2]: Pin)
Peripheral mode: This pin selects the write timing.
Standalone mode: This pin is NST- carry-output-digit-selection NSTC[2].
[ Example: nMUX=H,nEHWR=H ]
nCS
Write Signal
Tie to Hi for CPU’s where nCS goes Hi before the write signal goes Hi.
[ Example: nMUX=H,nEHWR=L ]
nCS
Write Signal
Tie to Low for CPUs where nCS goes Hi after the write signal goes Hi.
Revision 0.2 (10-23-08)
Page 18
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
The write signal differs depending on the CPU type:
nRWM = H: nDS signal at DIR = L
nRWM = L: nWR signal
NOTE:
Refer to the AC timing specifications (in another document) for details (setup time, hold time, etc.).
Compare timing specifications for nEHWR=L and nEHWR=H.
1.6.4
Read Timing Selection
(nEHRD/NSTC[1]: Pin)
Peripheral mode: This pin selects the read timing type.
Standalone mode: This is NST- carry-output-digit selection NSTC[1].
[ In case of nMUX=H,nEHRD=H ]
A[5:0]
nCS
Read Signal
Address Sampling
timing
Tie to Hi for CPUs with valid address before nCS and the read signal go low.
[Example: nMUX = H and nEHRD = L]
A[5:0]
nCS
Read Signal
Address Sampling
timing
50ns
Tie to L for the CPU’s where nCS is enabled and addresses are valid after the read signal goes low.
SMSC TMC2074
Page 19
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
NOTE:
Address acquisition timing in the CircLink delays about 50 ns (with 20 MHz-XTAL).
The read signal differs depending on the CPU type:
nRWM = H: nDS signal at DIR = H
nRWM = L: nRD signal
NOTE:
Refer to the AC timing specifications (in another document) for details (setup time, hold time, etc.).
Compare timing specifications for nEHRD=L and nEHRD=H.
1.6.5
Data Bus Width Selection
(W16/SCM[2]: Pin)
This pin selects the width of the data bus in the peripheral mode; H: 16-bit mode, L: 8-bit mode. In the 16bit mode, the LSB address in the CircLink is fixed to 0. In the standalone mode, this pin is the clockmaster-ID input pin SCM[2].
1.6.6
Data Bus Byte Swap
(nSWAP/SCM[3]: Pin)
In peripheral mode, this pin selects the data order at 8-bit access. Although the registers in the CircLink
are defined as 16-bit width, 8-bit access is available, and in this case, the assignment of lower/upper byte
of the register and odd/even number of addresses can be changed. The nSWAP=L assigns the lower byte
to even number address/ upper byte to odd number address, and the nSWAP=H assigns the lower byte to
odd number address /upper byte to even number address. In standalone mode, this pin is the clock master
ID input SCM[3].
1.6.7
Data Strobe Polarity Specification
(nDSINV/CMIERRMD: pin)
In peripheral mode, this pin selects the pin polarity of data strobe (nDS). It is active low with nDSINV = H
and active high with nDSINV = L. In standalone mode, this pin is equivalent to CMIERRMD (bit 12) in
Mode Register. The packet receive stops upon the occurrence of a CMI receive error correction (CMIECC)
with CMIERRMD = H.
Revision 0.2 (10-23-08)
Page 20
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
1.6.8
Page Size Selection
(PS[1:0]: Pin/Register)
Select page size per packet. The maximum number of nodes depends on the page size selection since the
packet buffer size is limited to 1 kByte. Page size can be selected by settings using register bits INIMODE
(bit 9); 0: selects pin, 1: selects register (The default is 0).
PS[1:0]
00
01
10
11
1.6.9
Page Size
256 Byte
128 Byte
64 Byte
32 Byte
Max Node Number
3 Node
7 Node
15 Node
31 Node
Maximum Node (MAXID) Number Setup
(MAXID[4:0]: Pin/Register)
The maximum node ID is set based on the number of nodes on the network. All nodes in each CircLink
network, therefore, should have the same maximum node ID. This minimizes the time required to
reconfigure the network. There are two methods to specify the maximum node ID, Either through pin or
register settings depending on INIMODE (bit 9); 0: selects pin, 1: selects register (The default is 0). If the
nDIAG pin is set to L as the exception, however, the maximum node ID is automatically set to the largest
value. For more details, refer to section 2.11 - Diagnostic Mode.
1.6.10 Node ID Setup
(NID[4:0]: Pin/Register)
Set node ID. A unique number must be assigned to each node in the network with ascending order starting
from ID=01. ID = 00 and an ID larger than the maximum node ID are not valid. There are two methods to
assign the node ID, either through pin or register, settings depending on INIMODE (bit 7) 0: selects pin, 1:
select register (default is 0).
MAXID[4:0] determines the maximum node ID value. The token will be passed only around the nodes
whose IDs are equal to or less than the maximum ID value. . In the CircLink network, a node whose
MAXID[4:0] and NID[4:0] matches is the node initiating the token passing.. Even if this particular node is
absent from the network, the network reconfiguration time is greatly reduced because the network will be
only reconfigured by the nodes with IDs less than MAXID[4:0]. Since the maximum number of nodes is
fixed to MAXID[4:0] in a CircLink network, the original priority timer of ARCNET, (255 – ID) x 146 μs*,
which determines the time required for network reconfiguration, is modified to (MAXID[4:0]-ID) x 146 μs,
greatly reducing network reconfiguration time. Refer to section 2.4.2 - Reduction of Network
Reconfiguration Time for more details.
* 146 μs is defined under operation at 2.5 Mbps based on ARCNET protocol. That number is half at 5
Mbps.
SMSC TMC2074
Page 21
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
1.6.11 NST Resolution Setup
(NSTPRE[2:0]: Pin)
Select resolution of network standard time counter(NST) . Refer to section 2.12 - Network Standard Time
(NST) for details.
1.6.12 Standalone Mode Specification
(nSTALONE: Pin)
This pin enables the Standalone mode operation of CircLink. Refer to section 2.10 - Standalone Mode for
the details
1.6.13 Warning Timer Resolution/Standalone Sending Schedule Setup
(WPRE/SPRE[2:0]: Pin)
These pins select the warning timer resolution in peripheral mode and the transmit Schedule (include setup
trigger mode) in standalone mode. Refer to sections 2.9.4 and 2.10 for more details.
1.6.14 Diagnosis Mode
(nDIAG: Pin)
This pin places CircLink in Diagnostic mode. It pulls nDIAG low, and sets the MAXID to “1Fh”. Refer to
section 2.11 - Diagnostic Mode for the details.
1.6.15 Prescaler Setup for Communication Speed
Communication speed can be selected either through pin or register, depending on the specification of
INIMODE (bit 9); 0: pin, 1: register (default is 0).
(CKP[2:0]: Pin/Register)
Revision 0.2 (10-23-08)
Page 22
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
CKP2-0
Prescale
000
001
010
011
100
101
110
111
8
16
32
64
128
256
reserved
reserved
40MHz XTAL
5Mbps
2.5Mbps
1.25Mbps
625Kbps
312.5Kbps
156.25Kbps
reserved
reserved
Communication Speed
20MHz XTAL
32MHz XTAL
2.5Mbps
4Mbps
1.25Mbps
2Mbps
625Kbps
1Mbps
312.5Kbps
500Kbps
156.25Kbps
250Kbps
78.125Kbps
125Kbps
reserved
reserved
reserved
reserved
16MHz XTAL
2Mbps
1Mbps
500Kbps
250Kbps
125Kbps
62.5Kbps
reserved
reserved
1.6.16 NST Carry Output Digit Select
(NSTC[3], nEHWR/NSTC[2], nEHRD/NSTC[1], NSTC[0]: Pin)
These pins are equivalent to the same-symbol signal NSTC[3:0] (bit 7-4) of the carry register in
Standalone mode. The output timing of external pulse nNSTCOUT is specified as an NST digit position.
For the functions using Peripheral mode, refer to sections 1.6.3 and 1.6.4.
1.6.17 CMI Bypass Specification
(nCMIBYP: Pin)
Selects bypassing the CMI code/encoding. nCMIBYP = L bypasses the CMI coding/decoding circuit so that
encoding is RZ form signal interface, equivalent to the ARCNET back plane mode.
1.6.18 HUB Function ON/OFF
(nHUBON: Pin)
Selects ON/OFF ; nHUBON=H selects HUB function OFF, nHUBON=L selects HUB function ON and
enables port 2 (RXIN2 and TXEN2) ( in nHUBON = H, RXIN2 should be fixed to High).
Refer to section 2.14 - HUB Function for the detailed operations.
1.6.19 Optical Transceiver Mode
(nOPMD: Pin)
Selects the output mode of the sending-enable; nOPMD = H makes the optical transceiver mode
unavailable and allows the TXEN and TXEN2 output pins to function as “sending-enable”. Setting nOPMD
= L allows TXEN and TXEN2 output pins to function as “sending-enable and sending pulse” to be able to
be directly connected to the TTL input pin of the optical transceiver.
SMSC TMC2074
Page 23
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
1.6.20 TXEN Polarity Select
(TXENPOL: Pin)
Selects the output polarities of the TXEN and TXEN2 signal. TXENPOL = L selects negative logic and
TXENPOL = H positive logic.
1.6.21 Extension Timer Setting 1
(ET1: Pin/Register)
Refer to section 2.14 - HUB Function for operational details.
1.6.22 Test Pins
(nTEST[3:0], nTMODE: Pin)
All the pins must be connected to VDD.
Revision 0.2 (10-23-08)
Page 24
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Chapter 2
2.1
2.2
Functional Description
Communication Specification
- Data transfer bit rate
78.125 kbps to 2.5 Mbps (with 20 MHz Xtal, 5 Mbps with 40 MHz Xtal).
- The max. number of nodes
31 (ID = 00 is not available for use)
- Data transfer check
Only the destination node can check data transfer. Other nodes,
however, can receive (monitor) the same data.
- Protocol
Enhanced version of ARCNET (token passing)
- Packet size
256 bytes max. (User area: 253 bytes max.)
Message Class
The following five classes of messages are identical to those in the ARCNET protocol. Refer to the
ARCNET Controller COM20020 Rev. D datasheet for more information.
ITT (Token)
ALERT
EOT
DID
DID
FBE (Free Buffer Enquiries)
ALERT
ENQ
DID
DID
ACK (Acknowledgements)
ALERT
ACK
NAK (Negative Acknowledgements)
ALERT
NAK
PACKET (Data Packets)
ALERT
SOH
SID
DID
DID
CP
DATA X n
CRC
CRC
N : MAX253
(ARCNET Layer)
SMSC TMC2074
Page 25
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.3
CircLink Network Communication Protocol Overview
CircLink Protocol is derived from the ARCNET protocol. This section explains the ARCNET basic
communication protocol.
A token (ITT: Invitation to Transmit) is a unique signaling sequence that is passed in an orderly fashion
among all the active nodes in the network. when a particular node receives the token, it has the sole right
to initiate a transmission sequence or it must pass the token to it’s logical neighbor. This neighbor can be
physically located anywhere on the network and has the 2nd highest address. Once the token is passed to
the recipient, it has the right to initiate transmission. This token-passing sequence continues in a logical
ring fashion serving all nodes equally. Node addresses must be unique and can range from 0 – 255 with 0
reserved for broadcast messages. In a transmission sequence the node with the token becomes the
source node and any other node selected becomes the destination node. First the source node inquires if
the destination node is in a mode to receive a transmission by sending out a free buffer enquiry (FBE). The
destination node responds by returning an Acknowledgement (ACK) meaning that the buffer is available or
by returning a negative Acknowledgement (NAK) meaning that no buffer is available. Upon receiving the
ACK, the source node sends out the data transmission (PAC) with either 0 – 507 bytes of data (PAC). If
the data was properly received by the destination node as evidenced by a successful CRC test, the
destination node sends another ACK. If the transmission was unsuccessful, the destination node does
nothing causing the source node to timeout. The source node will therefore, infer that the transmission
failed and will retry after it receives the token on the next token pass. The transmission sequence
terminates and the token is passed to the next node. If the desired message exceeds 507 bytes the
message is sent in a series of packets-one packet every token pass.
The ARCNET protocol comprises the reconfiguration process to ensure the complete token passing for
every node linked to the network.
ARCNET has the ability to reconfigure the network automatically if a node is either added or removed from
the network. If a node joins the network it does not automatically participate in the token passing
sequence. Being excluded from receiving the token, the new node will generate a reconfiguration burst that
destroys the token passing sequence. Once the token is lost all nodes will cease transmitting and begin a
timeout sequence (Priority Timer, (255-ID) x 146 μs ,based on their own node address. The node (Node
ID=N) with the highest address will timeout first and pass the token to the next higher address (Node
ID=N+1). If that node does not respond, it is assumed that node does not exist. Then the node address is
incremented (Node ID=N+2) and the token resent. This process is repeated until a node responds. At that
time the token is released to the responding node and the address of the responding node is noted as the
logical neighbor of the originating node. This process is repeated by all nodes until each node learns its
logical neighbor. This eliminates wasting time in sending datagrams to absent addresses once the network
has been re-established.
When a node leaves the network the reconfiguration process is slightly different. When a node releases
the token to its logical neighbor, it expects its logical neighbor will respond within the response time out
window (78 μs) .If no response within the response time out window, it assumes that its neighbor has left
the network and immediately begins a search for a new logical neighbor by incrementing the node address
of its logical neighbor and initiating a token pass. Network activity is again monitored and the increment
process and resending of the token continues until a new logical neighbor is found. Once found the
network returns to the normal logical ring routine of passing token to logical neighbors.
These reconfiguration sequences of the network are automatic and seamless without software intervention
required.
Revision 0.2 (10-23-08)
Page 26
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.4
CircLink Protocol Enhancement
Since ARCNET communication is controlled by a token, token loss and the corresponding network
reconfiguration significantly reduce network throughput. The CircLink controller design includes
enhancements to and modifications of the ARCNET protocol to increase reliability and performance.
2.4.1
Reducing Token Loss
The burst signal is the primary cause of token loss. The burst signal is part of the sequence for new nodes
joining the network as described in section 2.3. but with CircLink all nodes join the network at system startup. If a node leaves the network due to token loss it can readily rejoin the network in the next polling with
no burst necessary. In order to avoid this burst signal, the ARCNET protocol has been modified to specify
node IDs as consecutive numbers starting from 01. When a node other than the node having the largest
node ID (NID [4:0] and MAXID[4:0]) sends a token with the starting address being the node ID +1, the
token can be received in the next polling, even if the node had previously dropped out of the network.
The token retry function added to CircLink greatly reduces the possibility of not receiving the response
from the logical neighbor due to token corruption. CircLink node IDs are consecutive and since the retry
does not occur under normal conditions, the token retry function does not degrade the total performance.
This function can be set to ON or OFF using software settings (default is ON).
Another cause of token loss is the corruption of ACK/NAK. In the ARCNET flow control (refer to page 12 in
the ARCNET controller COM20020I datasheet), if the source node receives signals other than the
anticipated ACK/NAK response (such as noise or, data-deformed ACK/NAK and the like) from the
destination node, the source node returns to the receive-wait state with a token being held by the node.
The network considers this token loss because the token disappears from the network. To avoid this
problem, the ARCNET protocol has been modified in CircLink to send a token even after the detection of
ACK/NAK corruption This function can be set to ON or OFF (default is ON).
2.4.2
Reduction of Network Reconfiguration Time
To reduce the required time of (255 - ID) x 146 μs* during network reconfiguration , CircLink designates a
node with the maximum ID as the maximum node (MAX_NODE). This node immediately starts sending
tokens with destination numbers starting from 00. The token sent to 00 is not received by any node but
triggers the other nodes to enter into the receive state after the (255 - ID) x 146 μs* time is over. In
addition, The (255 - ID) x 146 μs* timer formula, derived from ARCNET, is modified to (The maximum
number of nodes –ID) x 146 μs depending on the maximum number of nodes, which is specified by the
MAXID [4:0] pin. This modification makes significantly reduces the time required for network
reconfiguration even in the absence of the node designated as MAX_NODE.
* 146 μs is defined under operation at 2.5 Mbps based on ARCNET protocol. The time is half at 5 Mbps..
SMSC TMC2074
Page 27
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.4.3
Reduction of Reconfiguration Burst Signal Send Time
Since the CircLink maximum packet size is smaller than ARCNET, the reconfiguration burst signal is of
shorter duration, thus reducing the time required for network reconfiguration (as listed in the table below).
CircLink
PS[1:0]
00
01
10
11
MAX Packet Size
256(253)Byte
128(125)Byte
64(61)Byte
32(29)Byte
Burst Signal Sending Time
1.63ms
1.07ms
0.79ms
0.65ms
ARCNET
-MAX Packet Size
-512(508)Byte
() : Data Size
Burst Signal Sending Time
2.75ms
NOTE:
“Burst Signal Sending Time” is the time under operation at 2.5 Mbps. The time is half at 5 Mbps.
2.5
RAM Page Expansion
The original ARCNET buffer RAM is divided into 256 or 512-bytes per page. This configuration has a
maximum of four pages available in 1 kByte increments, leaving the majority of the RAM unused when
small data packets are used. CircLink RAM addressing has been modified to significantly expand the
number of pages available in RAM and to store pages corresponding to the node IDs on the network as
listed in Table 2.
Table 2 - The Number of Nodes and RAM Page Size
NOTE:
PAGE SIZE
PS[1:0]
NODE ID(MIN)*1
NODE ID(MAX)
PAGE ADDRESS
256 Byte
00
01h
03h
100h X ID
128 Byte
01
01h
07h
80h X ID
64 Byte
10
01h
0Fh
40h X ID
32 Byte
11
01h
1Fh
20h X ID
*1 : Node ID = 00 is used only for the system development and is not available for users.
Revision 0.2 (10-23-08)
Page 28
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.5.1
RAM Access
The CPU accesses the packet buffer (RAM) through the COMR4 register. Prior to access, a read or write
and the page number need to be specified using the COMR2 register, as well as the address specification
in the page using the COMR3 register. The accessing method varies depending on the bit width of the data
bus, word mode, and swap mode.
(1) Data bus = 16 bits (W16 pin=H)
COMR2 Register : RDDATA, AUTOINC, nWRAPAR, PAGE[4;0]
A/AD[5:0] = 04h
-
-
-
-
-
-
-
-
RD. A.I.
nW.A
4 3 2 1 0
5
4 3 2 1 X
COMR3 Register : Address Within a page RAMADR[7:0]
A/AD[5:0] = 06h
-
-
-
-
-
-
-
- 7 6
Bit0 is fixed in 0 in the inside.
COM4 Register : Packet Data RAMDT[15:0]
A/AD[5:0] = 08h
15 14 13 12 11 10 9 8 7 6
5
4 3 2 1 0
(2-a) Data bus = 8 bits , Word mode=OFF
(W16 pin=L, WDMD=0 in MODE REG.)
COMR2 Register : RDDATA AUTOINC nWRAPAR PAGE[4:0]
A/AD[5:0] = 04h (05h) *
RD.
A.I.
nW.A
4
3
2
1
0
COMR3 Register : Address within a page RAMADR[7:0]
A/AD[5:0] = 06h (07h) *
7
6
5
4
3
2
1
0
2
1
0
COMR4 Register : Packet Data RAMDT[7:0]
A/AD[5:0] = 08h or 09h
7
6
5
4
3
( )*:nSWAP=L
SMSC TMC2074
Page 29
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
(2-b) Data bus = 8 bits , Word mode=ON
(W16 pin=L, WDMD=1 in MODE REG.)
COMR2 Register : RDDATA AUTOINC nWRAPAR PAGE[4:0]
A/AD[5:0] = 04h (05h) *
RD.
A.I.
nW.A
4
3
2
1
0
COMR3 Register : Address within a page RAMADR[7:0]
A/AD[5:0] = 06h (07h) *
7
6
5
4
3
2
1
X
Bit0 is fixed in 0 in the inside.
COMR4 Register : Packet Data RAMDT[15:0]
A/AD[5:0] = 08h (09h) *
A/AD[5:0] = 09h (08h) *
7
15 14 13 12 11 10
9
6
5 4 3 2 1 0
8
( )*:nSWAP=L
NOTE:
In word mode = ON, to preserve the upper and lower bytes of word data, COMR4 must be accessed in
order of 08h first and 09h second. This restriction applies to both read and write. Also, it is impossible to
independently access the Continuation Pointer (CP address = 02h) in RAM independently To access the
CP, a dummy cycle is necessary. Refer to section 2.5.3 - Packet Data Structure for detail.
Revision 0.2 (10-23-08)
Page 30
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.5.2
Packet Buffer Structure
32 Byte Mode
PAGE[4:0]
#00 (00h)
#01 (01h)
1024Byte
32Page
:
#31 (1Fh)
64 Byte Mode
00h
01h
32Byte
:
1Fh
PAGE[3:0]
#0 (0h)
#1 (1h)
1024 Byte
16Page
:
#15 (Fh)
128 Byte Mode
RAMADR[5:0]
00h
01h
64 Byte
:
3Fh
PAGE[2:0]
#0
#1
1024 Byte
8Page
:
#7
256 Byte Mode
RAMADR[6:0]
00h
01h
128 Byte
:
7Fh
PAGE[1:0]
#0
1024 Byte
4Page
#1
#2
#3
SMSC TMC2074
RAMADR[4:0]
Page 31
DATASHEET
RAMADR[7:0]
00h
01h
:
256 Byte
FFh
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.5.3
Packet Data Structure
PS = [1:0] = Example of 11 (32-byte mode)
8 bit constitution
(W16=L,WDMD=0)
16 bit constitution
(W16=L,WDMD=1 OR W16=H)
RAMADR
RAMADR
7
00
01
02
1A
1B
1C
1D
1E
1F
0
SID
DID
CP = 1A
.
.
.
DATA #0
DATA #1
DATA #2
DATA #3
DATA #4
DATA #5
1
15
0
8 7
0
00
DID
SID
02
dummy
CP=1A
.
.
1A
1C
1E
DATA #0
DATA #0
( Upper Byte ) ( Lower Byte)
DATA #1
DATA #1
( Upper Byte ) ( Lower Byte)
DATA #2
DATA #2
( Upper Byte ) ( Lower Byte)
SID: Source-ID (Source node ID)
DID: Destination-ID (Destination node ID): DID=0 means the broadcast packet.
CP: Continuation pointer
Writes the value (Page size - N) for sending N-byte data. That is, it indicates the top position of data in the
page. The example shows the value is 1Ah (32 - 6 bytes = 26 bytes = 1Ah).
NOTE:
Limitations on the specifiable values for CP.
32B Mode (PS [1:0] = 11)
: Values from 03h to 1Fh
64B Mode (PS [1:0] = 10)
: Values from 03h to 3Fh
128B Mode (PS [1:0] = 01)
: Values from 03h to 7Fh
256B Mode (PS [1:0] = 00)
: Values from 03h to FFh
If a packet is sent with CP other than the specified value the destination node rejects the packet, and the
session closes with a sending error (TXERR). Simultaneously the CP error (CPERR) flag of the EC status
register is set, which can issue an interrupt. The error flag, however, means a setup or CP specification
error to the CircLink, and does not indicate a network error.
Sender:
Sending error (TXERR) and CP error (CPERR) flags are set and a token is passed to the next node. Since
TA flag is reset to 1 except in the remote buffer mode (TXM = 1) as well as the continuous send mode
(RTO = 0), a send command must be issued for re-sending.
Revision 0.2 (10-23-08)
Page 32
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Receiver:
The receiver rejects the packet and goes back to idle state.
2.6
CPU Interface
2.6.1
CPU Identification and Compatibility between Intel and Motorola
Processors
The CircLink controller can be connected to any combination of CPUs listed in Table 3 - - CPU Type. For
more information on setup, refer to section 1.6 - Setup Pins.
Table 3 - CPU Type
CONNECTION CPU TYPE
16 BIT CPU
8 BIT CPU
Non-MUX / Multiplexed
Non-MUX / Multiplexed
8 bit/16 bit
8 bit
nRD , nWRL
nRD , nWR
OR
OR
DIR , nLDS(LDS)
DIR , nDS(DS)
ITEM
Address Multiplexed
Data Bus width
Read / Write
Table 4 - - Distinction and Matching of the CPU Type describes setup of pin functions of address bus/data,
bus/read write controls by nRWM and nMUX pins.
Table 4- Distinction and Matching of the CPU Type
Intel (80XX) Type
Pin Name
D15 - D6
D/AD5 - D/AD0
A5-A4
A3
A2
A1-A0
nWR/DIR
nRD/nDS
NOTE:
nRWM = 0
nMUX=0
nMUX=1
D15-D6
D15-D6
AD5-AD0
D5-D0
A5-A4
ALEPOL
A3
ALE
A2
A1-A0
nWR
nWR
nRD
nRD
Motorola (68XX) Type
nRWM=1
nMUX=0
D15-D6
AD5-AD0
ALEPOL
ALE
DIR
nDS(DS)
nMUX=1
D15-D6
D5-D0
A5-A4
A3
A2
A1-A0
DIR
nDS(DS)
Symbol definition in Table 4:
D
Data Bus
A
Address Bus
AD
Address / Data Bus
nWR
Write Signal (16 Bit CPU is nWRL)
nRD
Read Signal
DIR
Read / Write Signal
nDS(DS)
Data Strobe Signal (16 Bit CPU is nLDS) (Polarity is designated by nDSINV pin)
ALE
Address Latch Enable Signal
ALEPOL
Designate ALE polarity
SMSC TMC2074
Page 33
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.6.2
Interface Restrictions
Data Strobe signal using Motorola 16-bit CPU
When executing word (16 bit) access to odd addresses by DIR and data strobe signals, the Motorola CPU
does not discriminate between upper and lower data strobe signals. Because of this, it is necessary to OR
the upper and lower data strobe signals to provide the data strobe input.
Data Transmission
When transmitting and receiving data of 8 bits and 16 bits, the transmitter node can send odd-numbered
bytes but the receiving node can only implement word access (which is 16-bit), the word is read with one
invalid upper data byte. To use the receive data function in a system, special care must be taken. This
problem occurs only when the CP field value in the packet is an odd number.
Revision 0.2 (10-23-08)
Page 34
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.7
CircLink Operation and Communication Modes
CircLink has two operation modes: Peripheral mode, which carries out communications in partnership with
a system CPU, and Standalone mode, which enables communications by CircLink without a CPU. These
modes can be switched by the nSTALONE pin. In the standalone mode, the pins for interfacing CPU are
switched as ports for the external input/output and internal registers cannot be accessed. There are two
communication modes in peripheral mode: Free format mode, which is capable of handling a free format
packet, and Remote Buffer mode, which uses CircLink RAM as a simple buffer. The register bits RXM01 to
31 specify the RX mode of each page and TXM specifies the mode for TX mode.
Operation Mode
Communication Mode
Standalone mode
nSTALONE Pin = L
Receive
Peripheral mode
RXMn *1
=0
Receive of Free Format Mode
RXMn *1
=1
Receive of Remote Buffer Mode
(Every Page every designate)
*1: n = 01 to 31
(Every Page every designate)
*1: n = 01 to 31
nSTALONE Pin = H
TXM
=0
Transmit of Free Format Mode
TXM
=1
Transmit of Remote Buffer Mode
Transmit
2.7.1
Operational Mode
Peripheral mode
Peripheral mode acts as the system CPU's peripheral circuit and has two communication modes, Free
Format mode and Remote Buffer mode. The communication mode is independently selectable for send
and receive; TXM of mode register for sender and RXM01 to RXM31 of receive mode register for receive.
The communication mode for sender and receiver must be identical and the communication mode of the
receiver page should be adjusted to match the communication mode of the sender.
SMSC TMC2074
Page 35
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Standalone mode
In Standalone mode, CircLink independently executes send and receive sequences without a CPU. Refer
to section 2.10 - Standalone Mode for more details.
2.7.2
Communication Mode
Free format mode
Free format mode is retained from the original ARCNET specification. This mode is optimal for transferring
large amounts of data at once. CPU controls a series of sequence such as "Packet preparation → Issuing
TX command → Interruption handling after the end of TX" at sender and "Receive command issuing →
Interrupt handling after the end of RX→ Packet read" at receiver.
Since CircLink initiates the actual TX upon receipt of a token addressed to the node, the time between a
TX command being issued and TX starting varies depending on the line status. The free format mode is a
"packet-oriented" transfer mode that assumes a completion of packet preparation before issuing a TX
CMD, so its real-time performance is not as high as that of the remote buffer mode “token-oriented” mode.
On the other hand, the free format mode has no limitation on the packet data structure, and it can handle
free format packets. Moreover, communications in this mode are initiated only by writing a TX CMD,
thereby reducing traffic on the network.
8 bit constitution
(W16=L,WDMD=0)
RAM-ADRS
1
RAM-ADRS
7
00
01
02
03
04
05
.
.
.
.
1E
1F
16 bit constitution
(W16=L,WDMD=1 OR W16=H)
0
SID
DID
CP
15
0
8 7
0
00
DID
SID
02
dummy
CP
04
Free
Format
.
.
.
.
Free
Format
1E
Figure 8 - Packet Structure of Free Format Mode (Example of 32 bytes/page)
Remote buffer mode
Remote Buffer mode, a CircLink enhancement, optimizes real-time performance. In this mode CircLink can
be handled as a simple data buffer like "write data into the CircLink at any time" at a transmit node and
"read data from the CircLink at any time" at a receiver node “.
Since the remote buffer mode is a "token-oriented" mode that features automatic transmission each time a
node receives a token (= sending right), preparation of the packet header portion (SID, DID, and CP) is
Revision 0.2 (10-23-08)
Page 36
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
required prior to issuing a TX CMD. The data portion of a packet must be valid in 8 or 16 bits. This mode
restricts the data structure, but it is optimized in its real-time performance when compared to Free Format
mode since it can always communicate with the packet data.
Setting RTO to 1 (Default = 0) in the mode register limits CircLink to one packet per TX CMD write. If RTO
is switched to 1 while operating under RTO = 0, the automatic send operation is disabled immediately after
the completion of the packet delivery.
8 bit constitution
(W16=L,WDMD=0)
RAM-ADRS
RAM-ADRS
7
00
01
02
:
:
:
1A
1B
1C
1D
1E
1F
16bit constitution
(W16=L,WDMD=1 OR W16=H)
0
1
15
SID
DID
CP=1A
:
:
:
BYTE#0
BYTE#1
BYTE#2
BYTE#3
BYTE#4
BYTE#5
0
8 7
0
00
DID
SID
02
dummy
CP=1A
:
:
1A
1C
1E
:
:
WORD#0
WORD#0
( Upper Byte) ( Lower Byte )
WORD#1
WORD#1
( Upper Byte) ( Lower Byte )
WORD#2
WORD#2
( Upper Byte) ( Lower Byte )
Figure 9 - Packet Structure of Remote Buffer Mode (Example of 32 bytes/page)
In 16-bit constitution, upper and lower bytes in the same word are preserved as the same packet data
(Refer to section 3.2.5 - COMR5 Register: Sub-address Register.
SMSC TMC2074
Page 37
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.8
Sending in Peripheral Mode
To send data using CircLink, it is necessary to write data being transmitted in the packet buffer regardless
of the communication mode. For TX, the page corresponding to its node ID in the packet buffer is assigned
as the TX buffer. The CPU writes TX data on this page.
2.8.1
Example of Sending Control from CPU in Free Format Mode
(MODE REGISTER: TXM = 0)
The CPU manages all communication sequences such as "Packet preparation → Issuing TX CMD →
Handling interrupt after the end of TX".
1
2
3
…
…
CPU Side
Write to Packet
Transmit Command
Release Interrupt mask
…
…
(NID=n)
TMC2074/72
LAN Side
TA = 1 --> 0
…
…
Transmit Start
(FBE)
Token [DID=n]
(ACK)
4 Read Status
PAC
Transmit End
TA = 0 --> 1
Interrupt occurre
(ACK)
Token [DID=n+1]
5 Interrupt Mask
( ): Not executed in the case of broadcast transmit.
NOTE:
When DID set to 00h, it becomes the broadcast packet.
Revision 0.2 (10-23-08)
Page 38
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.8.2
TX Control from CPU in Remote Buffer Mode
(MODE REGISTER: TXM = 1)
CircLink can be treated as a simple data buffer so that the system CPU can write data to the CircLink at
any time.
1
2
3
…
…
(NID=n)
TMC2074/72
CPU Side
Write Hader
Write Data
Tramsmit Command
…
…
TA = 1->0
…
…
Start Transmit
(FBE)
LAN Side
Token[DID=n]
(ACK)
…
4
4
4
…
5
…
Write Data
Write Data
Write Data
…
repeatedly
PAC
End Transmit
Keep of TA = 0 (*1)
…
Automatic transmit at
each time of the
receive of self Token
…
repeatedly
(ACK)
Token[DID=n+1]
( ):Not done for broadcast transmission
NOTE:
When DID is set to 00h, it becomes the broadcast packet.
(*1)
If the RTO bit is 0 in the mode register, CircLink continues sending packets with a single TX CMD. The TA
bit that represents TX end, continues to be 0 unless RTO is set to 1 (constant TX status).
If the RTO bit is 1, the TA bit returns to 1 after each packet is transmitted, as in Free Format mode. TX
CMD must be issued every time but this does not significantly increase traffic on the network, making it
suitable for applications such as handling sensor information that remains fairly constant.
2.9
Receive in Peripheral Mode
CircLink receives all packet data on the network. After receiving a packet without any errors, CircLink
stores the packets in the relevant page in RAM according to the source ID (SID) included in the packet.
Receiving the data packet addressed to the node has four steps: Receiving FBE → Sending ACK →
Receiving PACKET→ Sending ACK. For receiving a data packet addressed to another node in the
network, the packet is stored in the relevant page without sending an ACK.
SMSC TMC2074
Page 39
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
As described above, CircLink constantly receives packets, with one exception: It abandons the received
packets when the receive mode of the corresponding page is Free Format mode and the receive flag is set
to 1 (Receive Inhibited). In this case, CircLink does not return an ACK even if the packet is addressed to
the node (this case is handled as a receive error).
If the receive mode of the corresponding page is set to Remote Buffer mode, CircLink unconditionally
stores packets in the corresponding page in the packet RAM as long as the received data is valid. The
previous packet is overwritten and the newest packet is always stored in the packet RAM.
The meaning of the receive flag varies depending on the receive mode:
(1) Free Format receive mode
0: Receive wait or receiving
1: Receive is inhibited or receives is completed
(2) Remote Buffer receive mode
0: No receive in a certain period
1: One or more receive in a certain period
2.9.1
Temporary Receive and Direct Receive
Packets received are stored in the pages partitioned by the received source ID (received SID). There are
two methods for storing packets: storing after error checking through a temporary buffer (#00), and storing
directly. The decision of which process is used is automatically selected in CircLink based on the
combination of page size and communication speed prescaler setting. The smaller the page size or the
larger the division ratio of the transfer rate prescaler, the more data packets will be received through the
temporary buffer.
Prescale
Page Size Setting? PS[1:0]
CKP[2:0]
Bit Rate : Input clock
Communication Speed
11:32B
10:64B
01:128B 00:256B
000
1:8
2.5 Mbps : 20 MHz Xtal
O
O
%
X
001
1:16
1.25 Mbps : 20 MHz Xtal
010
1:32
625 kbps : 20 MHz Xtal
CKP>=011
1:64 over
Omission
O
O
O
O
O
O
O
O
O
%
O
O
O : Receive through temporary buffer available
X : Receive through temporary buffer not available
% : Receive through temporary buffer available with condition
see paragraph below.
In the table above, “ % ” indicates ‘Temporary Relay Reception is not available in the default setting.
However, by setting the FARB Bit = 1 in register, Setup 2 temporary relay reception is available. The FARB
Bit = 1 setting is possible when the FARB bit default is 0 and only when the input clock is below 20 MHz.
Revision 0.2 (10-23-08)
Page 40
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
When the clock exceeds 20 MHz, it should not be set to 1. Also, FARB Bit renewal must be carried out
during software reset.
In temporary buffer receive mode, the packet data containing any errors is left at page 00 if the receive
terminates abnormally (CRC error, etc.). The copy to "SID page" corresponding to the received source ID
(Receive SID) is not executed (the received data is discarded).
In direct receive mode, the packet data containing errors is left at “SID page” even if the receive terminates
abnormally (CRC error, etc.).
Regardless of whether the receive is done through temporary buffer or direct receive, the RXF# flag upon
abnormal termination of receive is set to 0 (not completed). It does not matter which receive process is
being used because free format mode assumes that the receive is always checked with the RXF# flag. *1
2.
On the contrary, the receive process is important in the remote buffer receive mode with direct receive. *
In the worst case, if SID is corrupted in the received packet, the packet data may be written to the wrong
page.
Receive structure
Temporary routing receive
Direct receive
Receive Mode RXM[31:01]
0: Free Format
1: Remote Buffer
O
O *1
O
X *2
O: receive data reliable
X: receive data unreliable
SMSC TMC2074
Page 41
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Table 5 - Page Format of Packet Buffer
[NID[4:0]=11110, PS[1:0]=11 : 32Byte/Page]
RAM Address
000 – 01F
020 – 03F
:
3A0 – 3BF
3C0 – 3DF
3E0 – 3FF
Page
#01
#01
:
#29
#30
#31
Usage
Temporary buffer for receive
Data from Node01
:
Data from Node29
Buffer for transmit
Data from Node31
[NID[4:0]=X1110, PS[1:0]=10 : 64Byte /Page]
RAM Address
000 - 03F
040 - 07F
:
340 – 37F
380 – 3BF
3C0 – 3FF
Page
#00
#01
:
#13
#14
#15
Usage
Temporary buffer for receive
Data from Node01
:
Data from Node13
Buffer for transmit
Data from Node15
[NID[4:0]=XX110, PS[1:0]=01 : 128Byte/Page]
RAM Address
000 – 07F
080 – 0FF
:
280 – 2FF
300 – 37F
380 – 3FF
Page
#00
#01
:
#05
#06
#07
Usage
Temporary buffer for receive
Data from Node01
:
Data from Node05
Buffer for transmit
Data from Node07
[NID[4:0]=XXX10, PS[1:0]=00 : 256Bye/Page]
RAM Address
000 – 0FF
100 – 1FF
200 – 2FF
300 – 3FF
Revision 0.2 (10-23-08)
Page
#00
#01
#02
#03
Usage
Temporary buffer for receive
Data from Node01
Buffer for transmit
Data from Node03
Page 42
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.9.2
Example of Receive Flow in Free Format Mode
(RXMH/RXML REGISTER: When in RXM07 = 0)
A CPU controls a series of sequence such as "Issuing RX CMD → Handling interrupt after RX → Packet
read":
CPU Side
1 Clear FRCV Bit
2 Release Interrupt Mask
3 Write Receive Flag
…
…
…
…
TMC2074/72
FRCV = 1->0
LAN Side
RXF07 = 1->0
…
…
FBE
(ACK)
PAC [SID=07h]
4
5
6
7
(ACK)
FRCV,RXF07 = 0->1
Interrupt occure
Read EC Status
Read Receive Flag
Read Packet
Interrupt Mask
( ): it is FBE, PAC addressed to self
After the receive completion in the free format mode, the FRCV (Free format receive end flag) in the EC
interruption status register (INTSTA) changes from 0 to 1, permitting the flag to be an interrupt source.
SMSC TMC2074
Page 43
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.9.3
Example of Receive Flow in Remote Buffer Mode
(RXMH/RXML REGISTER: When in RXM07 = 1)
CircLink can be treated as a simple data buffer such as "read data from the CircLink at any timing".
1
2
…
3
3
3
3
…
3
…
CPU Side
WARTC Clear Command
Release Interrupt Mask
…
Read Data
Read Data
Read Data
Read Data
…
Read Data
…
4 Read EC Status
5 Error processing
6 Interrupt Mask
(NID=n)
TMC2074/72
RXFn = X->0
LAN Side
…
Each time packet
comes automatic
receive
…
WARTERR = 1
Interrupt occure
After completing the receive of remote buffer mode, RRCV (Remote buffer receive end flag) in the EC
interrupts the status register (INTSTA) and changes from 0 to 1, permitting the flag to be an interrupt
source. This mode also monitors if a packet comes from applicable nodes within a certain period. If there is
a non-responsive node, the WARTERR flag changes from 0 to 1, permitting this change to be an interrupt
source. Refer to section 3.2.9 - INTSTA Register: EC Interrupt Status.
2.9.4
Warning Timer (WT) at Remote Buffer Receive
CircLink checks the logical AND RXF flags of all pages that are set to remote buffer mode. A result of 1
during a cycle indicates a normal state in which there is no silent node on the network. In this case the
object flags are cleared after a certain period of time (see table below).
In contrast, if the result retains a 0, the condition is not in a normal state, and WATERR in the EC interrupt
status register changes from 0 to 1. This condition will generate an interrupt..
This function is initialized by writing a warning timer clear command into the EC Command register. The
monitoring time is set by the warning timer resolution setup pins: WPRE [2:0] and WARTC3-0 in the Carry
Selection register.
Actually, the warning timer clear command only clears WATERR flag. The Warning timer function starts
automatically after releasing software reset. So some initial settings for this function set before releasing
software reset.
Procedure:
Step-1: Turn on software reset (RESET bit = 1 in COMR6 register)
Step-2: Set initial settings (Rx-Mode, CARRY-Selection, etc..)
Revision 0.2 (10-23-08)
Page 44
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Step-3: Set WARTERR flag = 0 in the EC interrupt mask register
Step-4: Release software reset (RESET bit = 0 in COMR6 register)
Step-5: Start the Warning Timer function automatically
Step-6: Write the warning timer clear command into the EC Command register.
Step-7: Set WARTERR flag = 1 in the EC Interrupt Mask register
Step-8: After step-7, an interrupt occurs when a warning timer error occurs.
CARRY Selection
WARTC3-0
CARRY Digit
Check Period
0000
0001
0010
:
1111
-----WT[1]
WT[2]
:
WT[15]
ILLEGAL Setting
WT Resolution * 2^1
WT Resolution * 2^2
:
WT Resolution * 2^15
Resolution Selection
WPRE2:0
000
001
010
011
1xx
SMSC TMC2074
Resolution
40MHz XTAL
20MHz XTAL
32MHz XTAL
12.8us
25.6us
16.0us
25.60us
51.2us
32.0us
51.2us
102.4us
64.0us
102.40us
204.8us
128.0us
Setting prohibition
Page 45
DATASHEET
16MHz XTAL
32.0us
64.0us
128.0us
256.0us
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Action of the receive flag(RXFxx) at the remote buffer mode
Occure event
1 Clear Command
.
.
2 Receive #01
3 Receive #05
4 Receive #02
.
.
5
Warning Timer C.O.
TMC
WARTERR = 0 -> 1
2074/72
.
.
Communication Mode / Receive flag name
Remote Buffer Free Format Remote Buffer
RXF02
RXF03
RXF04
0
X
0
.
.
.
.
.
.
0
X
0
0
X
0
1
X
0
.
.
.
.
.
.
Remote Buffer
RXF01
HOST
0
.
.
LAN
1
LAN
1
1
LAN
.
.
1
1
X
.
.
.
.
.
.
Until the clear command is issued hold of condition
Remote Buffer
RXF05
0
.
.
0
1
1
.
.
0
1
.
.
.
.
Example : Case of MAXID=05
X = Don't Care
Waning Timer function : Timing chart example
Reset Signal
- >Release Reset
WARTERR Clear Command
Detect Control Signal
Flag Clear
Stop
Flag Clear
- > Start
Stop
- > Re- start
Detect Period Pulse
WARTERR Flag
Clear
Detect Period
Rx Flag: RXF01
Clear
0
Rx Flag: RXF02
Clear
0
Rx Flag: RXF05
Clear
0
Normal
Detect Period
1
Detect Period
1
Auto. Clear
1
Detect Period
1
1
1
1
Auto. Clear
1
0
1
1
Normal
Detect Period
Detect Period
1
1
0
1
Clear
0
0
Rx
0
Rx
Rx
Page 46
DATASHEET
Keep 0
Clear
0
0
Rx
Auto. Clear
0
1
Auto. Clear
0
Not Rx
Auto. Clear
0
Rx
Clear
Clear
0
0
Rx
Revision 0.2 (10-23-08)
Warning Deteced
1
1
Auto. Clear
0
Rx
Rx
Rx
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.10
Standalone Mode
2.10.1 General Description of Standalone Mode
The standalone mode allows CircLink to execute send/receive commands without CPU support. The
functions of the CPU interface signals need to be set as listed below Setting the nSTALONE pin to Low (0)
enables Standalone mode.
Pin
D[15:6]/PI[15:6]
D[5:0]/AD[5:0]/PI[5:0]
PO[15:8]
nWR/DIR/PO[7]
nRD/nDS/PO[6]
A[5:4]/PO[5:4]
A[3]/ALEPOL/PO[3]
A[2]/ALE/PO[2]
A[1:0]/PO[1:0]
nCS/SCM[4]
nSWAP/SCM[3]
W16/SCM[2]
nRWN/SCM[1]
nMUX/SCM[0]
WPRE[2:0]/SPRE[2:0]
nINTR/NSTUNLOC
FLASHO
(High) /NSTC[3]
nEHWR/NSTC[2]
nEHRD/NSTC[1]
(High) NSTC[0]
nDSINV/CMIERRMD
Peripheral mode
D[15:6]
D/AD[5:0]
Hi-Impedance
nWR/DIR
nRD/nCS
A[5:4]
A3/ALEPOL
A2/ALE
A[1:0]
nCS
nSWAP
W16
nRWM
nMUX
WPRE[2:0]
nINTR
FLASHO
Fix High
nEHWR
nEHRD
Fix High
nDSINV
Operation Mode
Direction
Standalone Mode
I/O
I/O
--I
I
I
I
I
I
I
I
I
I
I
I
O
O
I
I
I
I
I
Input Port PI[15:6]
Inpu Port PI[5:0]
Output Port PO[15:8]
Output Port PO[7]
Output Port PO[6]
Output Port PO[5:4]
Output Port PO[3]
Output Port PO[2]
Output Port PO[1:0]
CMID Designate (bit4)
CMID Designate (bit3)
CMID Designate (bit2)
CMID Designate (bit1)
CMID Designate (bit0)
SPRE[2:0]
NSTUNLOC
FLASHO
NSTC[3]
NSTC[2]
NSTC[1]
NSTC[0]
CMIERRMD
Direction
I
I
O
O
O
O
O
O
O
I
I
I
I
I
I
O
O
I
I
I
I
I
In standalone mode, internal registers cannot be accessed. The TXEN bit in the standalone mode defaults
to 1, allowing nodes to automatically join the network upon start-up (reset). Since the default parameters
such as page size, max. node ID, and the node ID are set with pins, this mode does not provide any
software solutions for network malfunction caused by any improper pin settings.
2.10.2 Sending in Standalone Mode
In standalone mode the contents of input port can be sent as a broadcast packet. Sending starts
automatically upon any of the following events.
(1) When the received packets are normally received with no CRC error. The packet format does not
have to be an output port controller packet (as stated later).
(2) Timer Setup.
(3) When tokens are received.
SMSC TMC2074
Page 47
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
(4) When external trigger is entered.
The scenarios above (transmission triggers) can be set in accordance with the SPRE2-0 pin as below.
SPRE2-0
Transmission Trigger Setting
Trigger Mode name
000
001
010
011
(1) After receiving self-addressed packets,
Mode 1
or
(2) Timer Setup
100
101
(3) After receiving Self-addressed tokens
Mode 2
110
Reserved
(4) External trigger (Word data security)
Mode 3
111
- Mode 1 (After receiving self-addressed packet + Timer setup)
In this mode, when self-addressed packets are normally received with no CRC error and the timer has
timed-out, the transmission trigger is activated. Namely, the “OR” of these two conditions is removed. The
transmission period during Timer set-up is selected in accordance with the SPRE2-0 pin as shown in Table
6.
Table 6 - Transmission Period According to Timer Setup
SPRE2-0
@40MHZ XTAL
@20MHZ XTAL
@32MHZ XTAL
@16MHZ XTAL
000
1.6mS
3.3mS
2.0mS
4.1mS
001
3.3mS
6.6mS
4.1mS
8.2mS
010
6.6mS
13.1mS
8.2mS
16.4mS
011
13.1mS
26.2mS
16.4mS
32.8mS
100
52.4mS
108.4mS
65.6mS
131.2mS
- Mode 2 (After receiving self-addressed tokens)
This mode carries out a transmission whenever tokens are received . It is the same procedure used in
Remote Buffer mode as in Peripheral mode. Since self-addressed tokens are transmitted once received, it
is an effective method for transmitting at frequent intervals.
- Mode 3 (External Trigger)
In this mode, the input port status is latched internally when transmission strobes are entered from an
external source, thus activating the transmission trigger. The transmission strobe input pin is the input
port’s least significant pin PI0 (nPISTR). At the beginning, it activates the data latch and transmission
Revision 0.2 (10-23-08)
Page 48
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
trigger. Accordingly, data entered through the input port is 15-bit and the least significant bit (bit 0) is fixed
at 0.
Transmission data in this mode is secured at 15-bit word units. The external strobe generator is needed. It
is an effective mode when transmitting A/D converter or counter output. (In the above-mentioned Mode 1
and Mode 2, only bit unit data security can be obtained).
PI [15:1]
PI0 (nPISTR)
Latched Data
Internal Transmission
Data
Transmission Trigger Activation
Figure 10 - Data Import Timing in Standalone Mode and External Trigger Mode (Mode 3)
Page: #SID
NID [4:0]
SID
Fixed to 00
th
Last 4 Byte
Internal
Clock
Input Port
(PI [15:0])
DID
CP
.
.
.
(PI [7:0])
DATA0
(PI [15:8])
DATA1
Chatter noise filter
NST [15:0]
NST7-0
NST15-8
Figure 11 - Transmission Packet Buffer Configuration (Mode 1, 2)
SMSC TMC2074
Page 49
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
In Modes 1 and 2, data from the input port is sampled by the internal clock in each port (bit unit) in the
chatter noise filter. Accordingly, when data from the input port is imported into the transmission packet
buffer, data is not secured in byte units or word units. Only bit unit security is available. Neither the A/D
converter nor the counter output can be connected to the input port.
Page: #S I D
SID
NID [4:0]
Fixed to 00
DID
th
CP
Last 4 Byte
.
.
.
nPISTR
Input Port
(PI [15:1])
(PI [7:1])
DATA0
(PI [15:8])
DATA1
15-bit Register
NST [15:0]
NST7-0
NST15-8
Figure 12 - Transmission Packet Buffer Configuration (Mode 3)
In Mode 3 the chatter noise filter is bypassed and a 15-bit register is connected to the input port. The input
port’s least significant pin (nPSTR) is used in this register clock. When nPISTR starts, data from the input
port (15-bit) is imported into the register and is used as transmission data. Immediately after importing,
data security in the word units (15-bit) is available due to the transmission trigger being activated.
Accordingly, output from the A/D converter or counter can be connected to the input port, and bit 0 of the
transmission data is fixed to 0.
2.10.3 Reception in Standalone Mode
The Standalone mode has the function of exporting the contents of received data packets to the Output
port. To prevent unnecessary updating of output port contents, there are restrictions for the format of
received packets as discussed below:
Received Packet Format Restrictions for Data Port:
1)
Packet’s self-address should be (DID = NID);
2)
th
th
The contents of the final 5 and 6 byte word data (DATA 1) should be in accordance with the
rd
th
contents of the final 3 and 4 byte word data.
When the above requirements are met, as well as normal reception without CRC errors, the word data is
latched to the output latch. Latch output is exported as it is in a normal way as external output. The initial
high-impedance setting after Hardware Reset is maintained at high-impedance until the packet is received
as normal.
Revision 0.2 (10-23-08)
Page 50
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
When the transmission trigger mode is set to External Trigger (Mode 3, SPRE2-0=111), the output port’s
least significant pin is converted to the function of Strobe output (nPOSTR). When the requirements of (1)
and (2) (listed above) are met, as well as normal reception without CRC errors, Word data is latched to the
output latch. When the output status is updated, a strobe signal is transmitted by the nPOSTR pin. As with
reception of data, only the higher order 15-bits are effective. The PO15-1 output port’s initial highimpedance setting immediately after Hardware Reset is maintained at high-impedance until the packet is
received as normal. Strobe output nPOSTR has regular output status, and the initial setting after Hardware
Reset is ‘high’.
P0 [15:1]
Updated Data
更新さ
デ タ
P00(nPOSTR)
Tdr
1.5*Tdr-Tx
Tdr: Transmission Rate Cycle (400 ns when 2.5 Mbps )
Tx: Input Clock Cycle (50 ns when 20 MHz)
Figure 13 - Strobe Output Timing in Standalone Mode, External Trigger Mode (Mode 3)
SMSC TMC2074
Page 51
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Received Packet
SID
DID
CP
.
.
.
Strobe Output
Strobe Generator
Comparator
nPOSTR
1
16
DATA1-L
DATA1-H
1=2
2
16
DATA2-L
DATA2-H
RSV (00h)
Output Port
PO [15:1]
15
15
(When Data update
is 16-bit Synchronous)
15bit Output Latch
RSV (00h)
* Final 2 bytes should be
reserved in the 00h reserve
area.
Figure 14 - Reception Packet Buffer Configuration (SPRE [2:0] = other than 111)
Revision 0.2 (10-23-08)
Page 52
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Received Packet
SID
DID
CP
.
.
.
Strobe Output
Strobe Generator
Comparator
nPOSTR
1
DATA1-L
16
DATA1-H
1=2
2
DATA2-L
16
DATA2-H
RSV (00h)
Output Port
PO [15:1]
15
RSV (00h)
15
(When Data update
is 16-bit Synchronous)
15bit Output Latch
* Final 2 bytes should be
reserved in the 00h reserve
area.
Figure 15- Reception Packet Buffer Configuration (SPRE [2:0]=111)
SMSC TMC2074
Page 53
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.11
Diagnostic Mode
Diagnostic mode allows node number #31(*1) to temporarily join a network consisting of 30 or less nodes.
The Diagnostic mode is set by setting the nDIAG pin to 0. The Diagnosis mode pin should be set only on
the node with largest node number (#n) in the network; on the other nodes it should be tied to 1.
Diagnostic Mode = OFF , Node Number n=5
Node Number
#01
#02
#03
#04
#05
nDIAG Pin
"1"
"1"
"1"
"1"
"1"
Node that gave TOKEN
#02
#03
#04
#05
#01
Designated MAXID
#05
#05
#05
#05
#05
Diagnostic Mode = ON , Node Number n=5+1
Node Number
#01
#02
#03
#04
#05
#31
nDIAG Pin
"1"
"1"
"1"
"1"
"0"
"1"
Node that gave TOKEN
#02
#03
#04
#05
#06 *
#01
Designated MAXID
#05
#05
#05
#05
#31(Compulsion)
#31
* Because the #06 Node does not exist increment to 31
W receiving a packet from node number #31, CircLink latches the last MSB (bit 7) of the last byte and
outputs it to the external output, FLASHO. This function is effective regardless of the nDIAG pin status,
and enables node #31(*1) to control the FLASHO outputs of other nodes. After hardware reset, the external
output FLASHO stays in high-impedance until a packet is received.
(*1)
Changes depending on the page size setting (PS[1:0]: See Below).
Page Size
32B (PS[1:0]=11)
64B (PS[1:0]=10)
128B (PS[1:0]=01)
256B (PS[1:0]=00)
Revision 0.2 (10-23-08)
Node ID For Diagnosis
#31(1Fh)
#15(Fh)
#7(7h)
#3(3h)
Page 54
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.12
Network Standard Time (NST)
Network standard time (NST) is a 16-bit free-running counter. Each node adjusts the time after receiving a
packet from the clock master node (CM node), ensuring that all nodes share the common standard time on
the network. This minimizes phase deviation among nodes within about 100 μs.
The NST prescaler pin (NSTPRE2, 0) is used to set the count speed of the NST. The following table lists
the relations among setting, resolution, and maximum time:
NST Prescale
NSTPRE[2:0]
000
001
010
011
100
101
110
111
NST Prescale
NSTPRE[2:0]
000
001
010
011
100
101
110
111
Prescale
1:32
1:64
1:128
1:256
1:512
1:1024
1:2048
1:4096
40MHz Xtal
Resolution
MAX Period
0.8us
52.4ms
1.6us
105ms
3.2us
210ms
6.4us
419ms
12.8us
839ms
25.6us
1.68s
51.2us
3.36s
102.4us
6.71s
20MHz Xtal
Resolution
MAX Period
1.6us
105ms
3.2us
210ms
6.4us
419ms
12.8us
839ms
25.6us
1.68s
51.2us
3.36s
102.4us
6.71s
204.8us
13.42s
Prescale
1:32
1:64
1:128
1:256
1:512
1:1024
1:2048
1:4096
32MHz Xtal
Resolution
MAX Period
1.0us
0.07s
2.0us
0.13s
4.0us
0.26s
8.0us
0.52s
16.0us
1.05s
32.0us
2.10s
64.0us
4.19s
128.0us
8.39s
16MHz Xtal
Resolution
MAX Period
2.0us
0.13s
4.0us
0.26s
8.0us
0.52s
16.0us
1.05s
32.0us
2.10s
64.0us
4.19s
128.0us
8.39s
256.0us
16.78s
2.12.1 Functions Provided by NST
Automatic generation of packet with time stamp
Setting one (1) to the NSTSEND bit in the MODE register allows the last 2 bytes in a packet to be reserved
for the NST area, and the newest value of NST is automatically sent in these 2 bytes (nothing is written in
the sending buffer RAM).
In the case of the clock master node (described in a later section), the same operation is carried out
regardless of the NSTSEND value. The value is used as the time stamp of the packet and also used to
maintain synchronization of time on the network.
SMSC TMC2074
Page 55
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
NST carry output
The change of any digit in NST can be output as a periodic pulse to the nNSTCOUT pin. NSTC [3:0] in the
CARRY register (external pin in the standalone mode) is used to select the digit. The pulse width of the
carry output is the same length as one cycle of the NST resolution. As long as NST is synchronized
properly, every node can output the pulse with the same phase.
Time readout
Accessing the NST register can dynamically provide the latest time data. Since NST is a 16 bit wide
counter, it is necessary to read the even address side (10h) first when an 8-bit bus is used. When the even
address is read out, the remaining 8 bits of the NST are latched internally
2.12.2 Time-synchronous Sequence
CM and CS nodes
To synchronize NST, one clock master (CM) should be designated on the network. The other nodes
become clock slave nodes (CS node). The clock master ID (CMID) must be set in the CMID register on
every node (external pins in the standalone mode). All nodes on the network use the same value as CMID.
CM node:
CMID equals to its node ID
Only one node on the network
Counts NST and notifies the CS nodes of the NST by sending packets.
CS node:
CMID not equal to its node ID
Receives a packet from the node specified by CMID and synchronizes NST with its own clock.
Preset at first receive
The NST counter of each node starts free running immediately after power-up. CS nodes preset the
received NST as the NST of its own after receiving the first packet from the CM node. This preset
operation is performed only once for the first receive.
The preset operation is performed after power-up and also immediately after resetting NSTSTOP in the
MODE register from 1 to 0, after writing CMID register, and after software reset.
Phase tracking after second receive
The CS nodes that are preset by the first reception from the CM node switch into the time synchronization
mode by PLL.
The CS nodes that switch into PLL operation keep comparing their NST to the received NST at every
receive from the CM node. If the phase is different, the CS nodes dynamically control the speed of their
counters to adjust phase to correspond to the phase of the NST in the CM node.
Supplement:
When the difference count value between the receiver’s NST and the received NST from CM node,
is +2 and above, the receiver’s counter is slowed to compensate. When the difference is –1 and
Revision 0.2 (10-23-08)
Page 56
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
below, the receiver’s counter is speeded up. When the difference is 0 or +1, the local counter
makes no adjustment.
2.12.3 Phase Error
Sending frequency and phase error in CM
The NST once set in the CS node will gradually drift out of synchronization as time progresses. This is
caused by differences between each XTAL. The less frequently the CM node sends packets, in other
words, the longer the sending interval is, the greater the phase deviates.
The NST resolution for a 16-MHz XTAL is 32 μs with the prescaler set to the intermediate (NSTPRE =
100). For the XTAL of precision 100 ppm, the phase error of maximum 200 μs per second occurs between
two nodes. The minimum period to cause the phase error of 32 μs (equals to a LSB of NST) is 0.16
(32/200) seconds. That is to say, if the CM node keeps sending packets every 160 ms or shorter, the
phase error of the CM and CS nodes can be kept within 32 μs. The following table shows the sending
intervals of the CM node that keeps the phase error within one LSB of NST:
16MHz(20MHz) XTAL
NSTPRE[2:0]
000
001
010
011
100
101
110
111
NST Resolution
2.0 (1.6) us
4.0 (3.2) us
8.0 (6.4) us
16.0 (12.8) us
32.0 (25.6) us
64.0 (51.2) us
128.0 (102.4) us
256.0 (204.8) us
TX Cycle of CM Node
=< 10 (8) ms
=< 20 (16) ms
=< 40 (32) ms
=< 80 (64) ms
=< 160 (128) ms
=< 320 (256) ms
=< 640 (512) ms
=< 1280 (1024) ms
32MHz(40MHz) XTAL
NST Resolution
1.0 (0.8) us
2.0 (1.6) us
4.0 (3.2) us
8.0 (6.4) us
16.0 (12.8) us
32.0 (25.6) us
64.0 (51.2) us
128.0 (102.4) us
TX Cycle of CM Node
=< 5(4) ms
=< 10 (8) ms
=< 20 (16) ms
=< 40 (32) ms
=< 80 (64) ms
=< 160 (128) ms
=< 320 (256) ms
=< 640 (512) ms
The interval that the CM node can send packets (TX Cycle of CM Node) is less than the time required for
all nodes to send full-size packets to the specific destination nodes at the same token rotation. The time
can be calculated with the following formula.
[ Calculation ]
( 352.5×br + 11×br×B ) × N
br: Bit cycle (br=400ns @2.5 Mbps)
B: Number of Data Byte (Except header as SID, DID and C.P)
N: Node Number
That is, if the rate is 2 Mbps under the 32 page, 32 byte mode, the CM node has the opportunity of sending
within 10.4 ms, which is calculated by (352.5 x 0.5 μs + 11 x 0.5 μs x 29B) x 31. That is frequent enough
against 160 ms in the above table on this page.
SMSC TMC2074
Page 57
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Communication speed (Data rate) and phase error
The time difference becomes longer as communication speed becomes slower. The reason for this is
because some data processing in CircLink such as CRC check is dependent upon the data rate. The
relation between the transfer speed and time difference from CM to CS is listed as follows.
16MHz(20MHz) XTAL
CKP[2:0]
000
001
010
011
100
101
Communication
Speed
32MHz(40MHz) XTAL
CM --> CS
Time Difference
Communication
Speed
CM --> CS
Time Difference
125K (156.25K) bps
27.5 (22) us
55 (44) us
110 (88) us
220 (176) us
440 (352) us
250K (312.5K) bps
13.8 (11) us
27.5 (22) us
55 (44) us
110 (88) us
220 (176) us
62.5K (78.125K) bps
880 (704) us
125K (156.25K) bps
440 (352) us
2.0M (2.5M) bps
1.0M (1.25M) bps
500K (625K) bps
250K (312.5K) bps
4.0M (5.0M) bps
2.0M (2.5M) bps
1.0M (1.25M) bps
500K (625K) bps
Notes : "CM --> CS Time Difference" does NOT include cable Propagation Delay.
CircLink has an offset value built-in to absorb the phase error depending on communication speed.
Moreover, the offset value can be manually set at the higher threshold of the CARRY register.
NOTE:
Only automatic setup is available in the standalone mode and condition of NSTPRE2 = L(0).
OFSMOD (CARRY register: bit 15)
0: Automatic offset (default) 1: Manual offset
NSTOFS4 -0 (CARRY register: bit 12 to 8)
The offset value is selected among 0 to 31.
The actual offset time is “NST resolution x NSTOFS4-0”.
Unlock flag
Synchronization between the NST unlock flag in the CM node and the NST in any other node is tracked by
the NSTUNLOC signal in the INTSTA register. This flag can be used as an interrupt source. In the
standalone mode, this flag is output to nINTR pin.
0: Synchronous lock state, 1: Synchronous unlock state (default)
*About approval condition for Synchronous lock /unlock state
- Unlock to lock state (NSTUNLOC=0)
The difference between own NST and NST from CM node is within +/-2. And NST from CM node must be
received three times or more continuously, and all of those differences must be within +/-2.
- Lock to unlock state (NSTUNLOC=1)
The difference between own NST and NST from CM node is not within +/-2. Or NST from CM node must
be received three times or more continuously, and all of those differences are not within +/-2.
Revision 0.2 (10-23-08)
Page 58
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
A possible cause of unlock status not being cancelled is that the CM node’s NST pre-scalar setting is not
synchronized. A possible cause of sometimes falling into unlock status is that the CM node’s transmission
frequency is low.
In the case of CM node, the flag becomes 0 in a steady state (synchronous lock status) for no apparent
reason. As the initial settings in this case depends on the function modes, listed below:
In Peripheral mode, the CM node ID is set in a register after cancellation of Hardware Reset. After these
values are imported, the output is 1 until the node becomes a CM node (it becomes 0 after that). During
Software Reset, due to the CM Node ID being immediately imported, the CM Node ID is fixed at 1and
transitioning to 0 immediately after being set up in the register.
In standalone mode, the CM node ID is a pin setting; when it is the same setting as the CM node setting,
output is 1 during Hardware Reset, and 0 when Hardware Reset is cancelled.
Unlock Phase difference register
The phase difference between the NST in the CM node and the NST in the subject node can be monitored
through the NSTDIF register.
DIFDIR (NSTDIF register: bit 15)
Indicates the direction of phase difference
0: Ahead of CM node 1: Behind of CM node
NSTDIF 14-0 (NSTDIF register: bit 14-0)
Absolute difference from the CM node is indicated as a value from 0 to 32,768.
Accessing the NSTDIF register can dynamically provide the latest time data. Since NSTDIF is a 16 bit
value, it is necessary to read the even address side (32h) first when 8-bit bus is used. When the even
address is read out, the remaining 8 bits of the NST are latched internally.
SMSC TMC2074
Page 59
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.12.4 nNSTCOUT Pulse Generation Cycle
20MHz - Xtal
NST resolution setting
Pulse Cycle of nNSTCOUT
Cycle
NSTC[3:0]
Cycle
NSTPRE[2:0] Resolution / MAX Period NSTC[3:0]
000
1.6us/105ms
001
3.2us/210ms
010
6.4us/419ms
011
12.8us/839ms
100
25.6us/1.68s
101
51.2us/3.35s
110
102.4us/6.71s
111
204.8us/13.42s
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
3.2us
6.4us
12.8us
25.6us
51.2us
102.4us
204.8us
409.6us
6.4us
12.8us
25.6us
51.2us
102.4us
204.8us
409.6us
819.2us
12.8us
25.6us
51.2us
102.4us
204.8us
409.6us
819.2us
1.6ms
25.6us
51.2us
102.4us
204.8us
409.6us
819.2us
1.6ms
3.3ms
51.2us
102.4us
204.8us
409.6us
819.2us
1.6ms
3.3ms
6.6ms
102.4us
204.8us
409.6us
819.2us
1.6ms
3.3ms
6.6ms
13.1ms
204.8us
409.6us
819.2us
1.6ms
3.3ms
6.6ms
13.1ms
26.2ms
409.6us
819.2us
1.6ms
3.3ms
6.6ms
13.1ms
26.2ms
52.4ms
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
819.2us
1.6ms
3.3ms
6.6ms
13.1ms
26.2ms
52.4ms
104.9ms
1.6ms
3.3ms
6.6ms
13.1ms
26.2ms
52.4ms
104.9ms
209.7ms
3.3ms
6.6ms
13.1ms
26.2ms
52.4ms
104.9ms
209.7ms
419.4ms
6.6ms
13.1ms
26.2ms
52.4ms
104.9ms
209.7ms
419.4ms
838.9ms
13.1ms
26.2ms
52.4ms
104.9ms
209.7ms
419.4ms
838.9ms
1.68s
26.2ms
52.4ms
104.9ms
209.7ms
419.4ms
838.9ms
1.68s
3.35s
52.4ms
104.9ms
209.7ms
419.4ms
838.9ms
1.68s
3.35s
6.71s
104.9ms
209.7ms
419.4ms
838.9ms
1.68s
3.35s
6.71s
13.42s
Note: nNSTCOUT outputs Low pulse qual to the NST resolution
Revision 0.2 (10-23-08)
Page 60
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
16MHz - Xtal
NST resolution setting
Pulse Cycle of nNSTCOUT
Cycle
NSTC[3:0]
Cycle
NSTPRE[2:0] Resolution / MAX period NSTC[3:0]
000
2.0us/131ms
001
4.0us/262ms
010
8.0us/524ms
011
16.0us/1.05s
100
32.0us/2.10s
101
64.0us/4.19s
110
128.0us/8.39s
111
256.0us/16.78s
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
0000
0001
0010
0011
0100
0101
0110
0111
4.0us
8.0us
16.0us
32.0us
64.0us
128.0us
256.0us
512.0us
8.0us
16.0us
32.0us
64.0us
128.0us
256.0us
512.0us
1.0ms
16.0us
32.0us
64.0us
128.0us
256.0us
512.0us
1.0ms
2.0ms
32.0us
64.0us
128.0us
256.0us
512.0us
1.0ms
2.0ms
4.1ms
64.0us
128.0us
256.0us
512.0us
1.0ms
2.0ms
4.1ms
8.2ms
128.0us
256.0us
512.0us
1.0ms
2.0ms
4.1ms
8.2ms
16.4ms
256.0us
512.0us
1.0ms
2.0ms
4.1ms
8.2ms
16.4ms
32.8ms
512.0us
1.0ms
2.0ms
4.1ms
8.2ms
16.4ms
32.8ms
65.5ms
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1000
1001
1010
1011
1100
1101
1110
1111
1.0ms
2.0ms
4.1ms
8.2ms
16.4ms
32.8ms
65.5ms
131.1ms
2.0ms
4.1ms
8.2ms
16.4ms
32.8ms
65.5ms
131.1ms
262.1ms
4.1ms
8.2ms
16.4ms
32.8ms
65.5ms
131.1ms
262.1ms
524.3ms
8.2ms
16.4ms
32.8ms
65.5ms
131.1ms
262.1ms
524.3ms
1.05s
16.4ms
32.8ms
65.5ms
131.1ms
262.1ms
524.3ms
1.05s
2.10s
32.8ms
65.5ms
131.1ms
262.1ms
524.3ms
1.05s
2.10s
4.19s
65.5ms
131.1ms
262.1ms
524.3ms
1.05s
2.10s
4.19s
8.39s
131.1ms
262.1ms
524.3ms
1.05s
2.10s
4.19s
8.39s
16.78s
Note: nNSTCOUT outputs Low pules equal to the NST resolution
SMSC TMC2074
Page 61
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
NST Supplements
Setting NST send mode nullifies the last two-byte areas in the sending buffer. That is, the NST value is not
written in the last two-byte areas. The NST value is directly loaded to the parallel-to-serial conversion
register for transmit without using the buffer area RAM (not stored in a buffer). Therefore, the CircLink
always sends the newest NST value.
In addition, the clock master node (CM) sends NST, regardless of the NST send mode (CM node forcibly
enters the NST sending mode).
The NST value to be sent is the value immediately before the last two bytes are sent to the parallel to
serial conversion register. In the other words, the NST value shows the time immediately after sending the
third data from the last.
From the viewpoint of the receiver, the NST value is stored at the last two bytes area in the buffer page
corresponding to the SID value of the received packet. If the SID value in the receive packet is the ID of
the clock master node, its NST value is automatically adjusted. The received NST becomes available for
time adjustment at the time when ending “0” becomes OK after CRC error check completion.
2.13
CMI Modem
Refer to Appendix A - CMI Modem at the end of this document.
2.14
HUB Function
CircLink integrates a 3-port HUB function to expand the network. The HUB function enables conversion of
different communication media among twist-pair cable, fiber optics, and the like. In addition, the HUB
function expands the connection node number and cable length limitations caused by transceiver
performance limitations.
The HUB function is enabled by nHUBON pin. Among three ports, one is used internally for the connection
to CircLink main unit and the remaining two are used as external ports.
Revision 0.2 (10-23-08)
Page 62
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
CircLink CORE
3-Port HUB
Case of
nHUBON=H
NHUBON=H
HUB
function
Communication
Port
OFF
Port1
nHUBON=L
ON
CMI
CMI
Port-1
Port-2
RXIN ,
TXEN ,
TXD
RXIN2 ,
TXEN2 ,
TXD (Shared)
Port1,Port2
Figure 16 - Internal 3 Port HUB Block Diagram
SMSC TMC2074
Page 63
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.14.1 Operation Example of HUB Function
1. Dividing bus connection
The bus can be electrically divided by setting the HUB function ON.
CircLink
(HUB=ON)
Port1
Port2
Tr.
Tr.
Bus Topology-1
T
Tr.
:Transceiver
T
:Terminator
Bus Topology-2
T
T
Tr.
Tr.
Tr.
Tr.
Port1
Port1
Port1
Port1
CircLink
CircLink
CircLink
CircLink
(HUB=OFF)
(HUB=OFF)
(HUB=OFF)
(HUB=OFF)
2. Cascade connection
Fiber optics can be connected as cascade by using the HUB function.
CircLink
CircLink
CircLink
CircLink
CircLink
(HUB= ON)
(HUB= ON)
(HUB= ON)
(HUB= ON)
(HUB= ON )
Port1
Port2
Port1
Port2
Port1
Port2
Port1
Port2
Port1
Port2
Tr.
Tr.
Tr.
Tr.
Tr.
Tr.
Tr.
Tr.
Tr.
Tr.
T
T
Peer to Peer
T
T
Peer to Peer
T
T
Peer to Peer
Tr.
T
Revision 0.2 (10-23-08)
T
T
Peer to Peer
T
T
:Transceiver
:Terminator (In Optical fiber unnecessary)
Page 64
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
2.14.2 Timer Expansion in Multi-stage Cascade Connection
An extra delay of 0.5 μs is added to the message when HUB is set to ON. A delay of 2.0 μs is also added
in the CMI coding/decoding processing when CMI is set to ON. When configuring a cascade connection
and setting both HUB and CMI to ON, a 2.5 μs (2.0 μs + 0.5 μs) delay is added to a message every time
the message passes a node.
This delay may make the response timer timeout in the CircLink, causing communication failure. The
response timer monitors responses from the nodes and is normally set to 74.6 μs. The one way
propagation delay time permitted for cable, HUB circuit, and CMI decoding/coding circuit is 31 μs, which is
calculated by (74.6 μs - 12.6 μs)/2; where 12.6 μs is the CircLink response time. This is equivalent to the
delay time of a 12-stage cascade connection HUB/CMI circuit.
(31μs / 2.5μs = 12.4 -> 12-stage)
If the sum of cable delay and HUB/CMI delay is over 31 μs, set ET1 to 0 to extend the response timeout
time to 298.4 μs, which is four times longer than the normal delay time. Taking this measures, the one way
propagation delay time is extended to (298.4 μs – 12.6 μs) /2 = 142.9 μs. (142.9μs / 2.5μs = 57.2 -> 57stage).
Response Timer
74.6uS
298.4uS
Idle Timer
82uS
328uS
Configuration Timer
52mS
104mS
The timer can be set by the ET1 pin or internal register and has a structure of AND logic in the CircLink as
shown below.
(default"1")
ET1 :Pin
ET1 :Register
ET1
Remarks:
The typical time delay added in ON state HUB is 0.5 μs. However, it is extended to 1.0 μs if the optical
mode is ON (nOPMD = L) and CMI is OFF (nCMIBYP = L).
NOTE:
Values in text and table are based on a 2.5 Mbps network speed. When CircLink operates at 1.25 Mbps,
the value should be doubled. When operating at 5 Mbps, the value should be half. To be precise, the
propagation delay time of the cable and the transceiver should also be added.
SMSC TMC2074
Page 65
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
2.15
8-Bit General-purpose I/O Port (New function)
When CircLink is used in the peripheral mode, 11* or more General-purpose I/O ports (GPIO) are utilized
as the CPU interface with CircLink. (*for 8-bit data bus and Multiplex bus mode).
Eight GPIOs are added to the CircLink side as the substitution (GPIO7-0 pins).
GP-I/O Direction –
Control register
nGPOE x
(0: Output , 1: Input)
GP-I/O diagram
S
D Q
(per 1bit)
Vdd
D Q
GP-I/O Data register
GPD x
4mA
R
GPIO x pins
(x : 0-7)
TTL
(x : 0-7)
Two registers named "Direction control register" and "Data register" are added for the GP-I/O control.
Moreover, to allocate these registers in COMR7 (Address=0Eh), the subaddress is enhanced by one bit
(SUBAD3).
- Sub address register -> Sub Address : SUBAD3-0 (Address=0Ah)
The subaddress is enhanced by SUBAD3 bit
- Direction Control register -> GP-I/O Direction : nGPOE7-0 (Address=0Eh, SUBAD=1011)
GP-I/O Direction Control register --- The direction can be set by every one bit.
nGPOEx = 0 : Output mode
nGPOEx = 1 : Input mode
- Data register -> GP-I/O Data : GPD7-0 (Address=0Eh, SUBAD=1010)
GP-I/O Data register
GPD7-0 : Write operation ---: Read operation ----
Revision 0.2 (10-23-08)
Write data which outputs to GPIP7-0 pin
Read the state of the GPIO7-0 pin
Page 66
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Chapter 3
3.1
Description of Registers
Register Map
Table 7 shows the CircLink register map. All registers are 16 bits wide and can be word-accessed and
byte-accessed in 16-bit mode (W16 = H) and 8-bit mode (W16 = L) respectively. In the case of byte
access, the lower byte (bits 7 to 0) is assigned to an even address and the upper byte (bits 15 to 8) to an
odd address by default. This assignment can be reversed by setting the nSWAP pin to L.
Table 7 - CircLink Register Map
Adr. : CPU Address A[5:0] in Hex value. (Address 00h to 0Fh are registers specific to ARCNET)
- Word access (W16=High)
Adr.
00
02
04
06
08
0A
0C
0E
D15 - D0
COMR0
COMR1
COMR2
COMR3
COMR4
COMR5
COMR6
COMR7
Adr.
10
12
14
16
18
1A
1C
1E
D15 - D0
NST
INTSTA
INTMSK
ECCMD
RSID
SSID
RXFH
RXFL
Adr.
20
22
24
26
28
2A
2C
2E
D15 - D0
CMID
MODE
CARRY
RXMH
RXML
MAXID
NID
PS
Adr.
30
32
34
36
38
3A
3C
3E
D15 - D0
CKP
NSTDIF
PININFO
Not Used
Not Used
ERRINFO
Reserved
Reserved
D7 - D0
CMID
(all zero)
MODE - L
MODE - H
CARRY - L
CARRY - H
RXMH - L
RXMH - H
RXML - L
RXML - H
MAXID
(all zero)
NID
(all zero)
PS
(all zero)
Adr.
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
D7 - D0
CKP
(all zero)
NSTDIF - L
NSTDIF - H
PININFO - L
PININFO - H
Not Used
Not Used
Not Used
Not Used
ERRINFO- L
ERRINFO- H
Reserved
Reserved
Reserved
Reserved
- Byte access and No Swap (W16=Low, nSWAP=High)
Adr.
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
D7 - D0
COMR0
(all zero)
COMR1
(all zero)
COMR2
(all zero)
COMR3
(all zero)
COMR4
(all zero) *
COMR5
(all zero)
COMR6
(all zero)
COMR7
(all zero)
Adr.
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
D7 - D0
NST - L
NST - H
INTSTA - L
INTSTA - H
INTMSK - L
INTMSK - H
ECCMD
(all zero)
RSID
MRSID
SSID
(all zero)
RXFH - L
RXFH - H
RXFL - L
RXFL - H
Adr.
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F
*: When the WORD-MODE is enabled (WDMD_bit=1), this address is mapped another COMR4.
SMSC TMC2074
Page 67
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
- Byte access and Swap (W16=Low, nSWAP=Low)
Adr.
00
01
02
03
04
05
06
07
08
09
0A
0B
0C
0D
0E
0F
D7 - D0
(all zero)
COMR0
(all zero)
COMR1
(all zero)
COMR2
(all zero)
COMR3
(all zero) *
COMR4
(all zero)
COMR5
(all zero)
COMR6
(all zero)
COMR7
Adr.
10
11
12
13
14
15
16
17
18
19
1A
1B
1C
1D
1E
1F
D7 - D0
NST - H
NST - L
INTSTA - H
INTSTA – L
INTMSK - H
INTMSK - L
(all zero)
ECCMD
MRSID
RSID
(all zero)
SSID
RXFH - H
RXFH - L
RXFL - H
RXFL - L
Adr.
20
21
22
23
24
25
26
27
28
29
2A
2B
2C
2D
2E
2F
D7 - D0
(all zero)
CMID
MODE - H
MODE - L
CARRY - H
CARRY - L
RXMH - H
RXMH - L
RXML - H
RXML - L
(all zero)
MAXID
(all zero)
NID
(all zero)
PS
Adr.
30
31
32
33
34
35
36
37
38
39
3A
3B
3C
3D
3E
3F
D7 - D0
(all zero)
CKP
NSTDIF - H
NSTDIF - L
PININFO - H
PININFO - L
Not Used
Not Used
Not Used
Not Used
ERRINFO- H
ERRINFO- L
Reserved
Reserved
Reserved
Reserved
*: When the WORD-MODE is enabled (WDMD_bit=1), this address is mapped another COMR4.
Initial value of each register
The value under “init.value” in each register list indicates the initial value when hardware reset is applied
to CircLink via the nRESET pin. With some exceptions, software reset does not initialize them.
Exceptions (software reset available)
CircLink internal communication protocol controller
COMR0 register (R)
: All status information
COMR0 register (W)
: All interrupt masks
COMR1 register (R)
: All diagnostic information
COMR1 register (W)
: All commands issued
ECCMD register
: All commands issued
INTSTA register
: ALL EC status information
INTMSK register
: All EC interrupt masks
RXFH, RXFL registers
: All receive flags
ERRINFO register
: All error information
Hardware reset:
Resets entire CircLink unit.
Performed by nRESET pin set to L.
Revision 0.2 (10-23-08)
Page 68
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Software reset:Resets only the units related to communication functions.
The reset method is described as below.
How to do software reset
1)
Permanent software reset
Set the RESET bit of the COMR6 register to 1
(Retains until the bit is changed to 0)
Set the node ID set to 00h
(Retains until the setting is changed to other than 00h)
2)
Temporary software reset
Software reset occurs for 100 ns (at 20 MHz CLK input) immediately after rewriting the object bits
or writing the object registers. This reset is automatically released.
Rewriting INIMODE bit of the MODE register
Rewriting TXEN bit of COMR6 or MODE register from 0 to 1
Rewriting the following registers for INIMODE = 1
MAXID register
NID register
PS register
CKP register
NOTES:
SMSC TMC2074
The communication function unit will start operation within 1.0 μs (at 2.5 Mbps) after releasing
software reset. It is therefore necessary to wait for at least 1.0 μs (at 2.5 Mbps) after releasing
software reset before writing data to a register reset by software (see previous page). The writing can
be ignored.
After 10 μs (at 2.5 Mbps) following the software reset, D1h is written to address = 0 in page #00 of the
RAM and node ID value is written to the address = 1.
Values in text are at 2.5 Mbps. When 1.25 Mbps, the value should be doubled accordingly. When 5
Mbps, the value should be half of the 2.5Mbps’ respectively.
Page 69
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2
Details of Register
3.2.1
COMR0 Register: Status/interrupt Mask Register
COMR0
[READ]
bit
15-8
*1
7
6,5
4
3
2
1
0
COMR0
[WRITE]
bit
15-8
*1
7
6-4
3
2
*1
1
0
(Status Register)
name
---------------------POR
-------RECON
TMA
TA
address:00h
init. value
0
1
1,1
1
0
0
0
1
Description
reserved (all "0")
reserved
reserved
Power On Reset
reserved
Reconfiguration
Transmitter Message Acknowledged
Transmitter Available
(Mask Register)
name
---------------------EXCNAK
RECON
NXTIDERR
TA
address:00h
init. value
0
0
0,0,0
0
0
0
0
description
reserved (all "0")
reserved ("0")
reserved (all "0")
Excessive NAK
Reconfiguration
Next ID Error
Transmitter Available
*1 Not equivalent to the ARCNET original specifications.
- When reading: ARCNET status register
POR (bit 4)
When this bit is 1, it indicates that a hardware or software reset has occurred.. This bit can be cleared by
writing the POR clear command (0Eh).
RECON (bit 2)
When this bit is 1 it indicates that a reconfiguration has occurred. This bit can be cleared by software reset
or by writing the RECON clear command (16h).
TMA (bit 1)
When this bit is 1, it indicates that a transmission has been performed correctly (except broadcast
messages). This bit is valid only after the TA bit has been set to 1 and can be cleared by a software reset
or by writing the send command (03h).
TA (bit 0)
When this bit is 1, it indicates that sending is complete, and 0 indicates that sending is in progress. This bit
becomes 0 when a write or send command (03h) is executed. In Free Buffer mode (TXM = 0) or a oneRevision 0.2 (10-23-08)
Page 70
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
packet send at remote buffer mode (TXM = 1 and RTO = 1), this bit becomes 1 by the completion of the
one-packet send or written send-cancellation command (01h). This bit also becomes 0 after the first send
command and remains 0 until the TX cancel command is issued. Under this condition the node will
automatically continue to send. This bit becomes 1 when the mode exits from the consecutive automatic
send with the writing of the send cancellation command (01h) or RTO bit = 1.The same TA bit also exists
in bit 0 of the EC interrupt status register. This bit can also be set by a software reset.
- When writing: ARCNET mask register (cleared by software reset)
EXCNAK (bit 3)
This bit is set to 1 and the EXCNAK bit in the COMR1 (Diagnostic register) becomes 1 to generate the
interrupt.
(The COM bit in the EC interrupt mask register = 1)
RECON (bit 2)
This bit is set to 1 and the RECON bit in the status register (COMR0) becomes 1 to generate the interrupt.
(The COM bit in the EC interrupt mask register = 1)
NXTIDERR (bit 1)
This bit is set to 1 and the NXTIDERR bit in the diagnostic register (COMR1) becomes 1 to generate the
interrupt.
(The COM bit in the EC interrupt mask register = 1)
TA (bit 0)
This bit is set to 1 and the TA bit in the status register (COMR0) becomes 1 to generate the interrupt.
(The COM bit in the EC interrupt mask register = 1)
SMSC TMC2074
Page 71
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.2
COMR1 Register: Diagnostic/Command Register
COMR1
[READ]
bit
15-8
7
6
5
4
3
2
*1
1
0
(Diagnostic Register)
COMR1
[WRITE]
bit
15-8
7-0
(Command Register)
name
-------MY-RECON
DUPID
RCVACT
TOKEN
EXCNAK
TENTID
NXTIDERR
--------
name
-------D7-0
address:02h
init. value
0
0
0
0
0
0
0
0
0
Description
reserved (all "0")
My Reconfiguration
Duplicate ID
Receive Activity
Token Seen
Excessive NAK
Tentative ID
New Next ID
Reserved
address:02h
init. value
---
Description
Reserved (all "0")
D7-0
*1 Not equivalent to the ARCNET original specifications.
- When reading: ARCNET diagnostic register
MY-RECON (bit 7)
When this bit is 1, it indicates that the local reconfiguration timer has timed out. This timeout sends a
reconfiguration burst signal. It is read after an interrupt has been generated by setting RECON bit = 1.
(RECON bit = 1 is set after MY-RECON bit is set to 1.) The bit is cleared when read or by software reset.
DUPID (bit 6)
When this bit is 1 in the offline state (TXEN = 0), it indicates that a duplicate node ID exists on the network.
In this state, the network cannot be accessed (TXEN = 1). Check that all the node ID settings are correct.
In the online state (TXEN = 1), DUPID is set to 1 every time a token addressed to it is received**. This bit
is cleared when read or by software reset.
** Disregard this first setting of DUPID=0 -> 1. The second setting indicates a token addressed to its own
CircLink.
RCVACT (bit 5)
When this bit is 1, it indicates that activity has been detected at the CircLink receive input. This bit is
cleared when read or by software reset.
TOKEN (bit 4)
When this bit is 1, it indicates that a token signal on the network has been detected. Note that the token
signal sent by this bit cannot be detected. This bit is cleared when read or by software reset.
Revision 0.2 (10-23-08)
Page 72
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
EXCNAK (bit 3)
When this bit is 1, it indicates that a “NAK” was received 4 or 128 times from the receiving node (Four
NAKS is determined by a bit setting) in response to “Free Buffer Enquiry” during the send. It is possibly
caused by the blind state (ECRI = 1) of the destination node. This bit can not be cleared by a bit-read but
can be cleared by software reset or by writing the EXCNAK clear command (0Eh).
TENTID (bit 2)
When this bit is 1, it indicates that the COMR7-000 (Tentative ID register) matches the ID value in a token
signal in the network. Note that the ID value in a token signal sent by this bit itself cannot be compared.
With the function in normal online state (TXEN = 1), a node ID map of the network can be created. This bit
is cleared when read or by software reset.
NXTIDERR (bit 1)
This bit is set when receiving no response from the token passed to the node with the ID of node ID + 1*2
and the token is passed to another node. This bit can be cleared by a software reset or by the writing of
NXTIDERR clear command (09h), but is not cleared when read.
*2: Node 01 when the node is MAXID node.
NOTE:
To detect the DUPID and TENTID bits, wait for the maximum polling cycle time of token after the NID or
TENTID value is changed.
- When writing: ARCNET command register
This command register is not used in CircLink: the EC command register in 3.2.12 must be used. The
commands described there include all valid CircLink commands.
SMSC TMC2074
Page 73
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.3
COMR2 Register: Page Register
COMR2
(Page Register)
[READ/WRITE]
bit
name
init. value
15-8
-------0
7
RDDATA
X
6
AUTOINC
X
*1
5
nWRAPAR
0
*1
4-0
PAGE4-0
X
address:04h
description
reserved (all "0")
Read Data
Auto Increment
Wrap-around mode
Page 4-0
*1: Not equivalent to the ARCNET original specifications. (Bit length variable)
- When reading/writing: ARCNET address pointer upper register (New)
RDDATA (bit 7)
This bit specifies the type of access to data register (COMR4) handled.
1: Read from data register
0: Write to data register
AUTOINC (bit 6)
This specifies an automatic increment mode of the RAMADR accessing data register (COMR4). The
incremental value is +1 for 8-bit bus width and 0 word mode (W16 = L, WDMD = 0), and +2 for 8-bit bus
width and 1 word mode (W16=L, WDMD=1) or 16-bit bus width (W16=1).
1: Automatically incremented
0: Not automatically incremented
nWRAPAR (bit 5)
This bit specifies internal operation mode when the most significant bit (MSB) of RAMADR is carried over.
1: Move to the top of the next page
0: Go back to the top of the current page
PAGE 4-0 (bits 4 to 0)
These bits specify the page numbers of the packet buffers. Rewriting these five bits is not valid before the
address in the page (COMR3) is written. Note that the upper limit of the specifiable value is restricted by
the page size, and unnecessary higher bits are deleted.
Revision 0.2 (10-23-08)
Page 74
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.4
COMR3 Register: Page-internal Address Register
COMR3
(Address Register)
[READ/WRITE]
bit
name
init. value description
15-8
-------0
reserved (all "0")
*1
7-0
RAMADR7-0
X
RAM Address 7-0
address:06h
*1: Not equivalent to ARCNET original specifications. (The bit length variable)
- When reading/writing: ARCNET address pointer lower register (New)
RAMADR 7-0 (bits 7 to 0)
These bits specify addresses in the pages of the packet buffers. When the AUTOINC bit of COMR2 is 1,
the value increments every time the data register (COM4) is accessed. The upper limit of the specifiable
value is restricted by the size of the page.
The COMR2 page (PAGE) and COMR3 page-internal address (RAMADR) registers actually comprise one
10-bit register. The boundary differs depending on the specification of the page size, as shown below:
PAGE + RAMADR (10bit Reg.)
PS=11: 32Page , 32Byte
9
8
7
6
PAGE4-0
PS=10: 16Page , 64Byte
PAGE3-0
PS=01: 8Page ,128Byte
4
3
2
1
0
RAMADR4-0
RAMADR-5-0
RAMADR6-0
PAGE2-0
PS=00: 4Page ,256Byte
5
RAMADR7-0
PAGE1-0
References of 2.5.1 chapter "RAM access" about the structure of a/the packet buffer
In continuously accessing data register with AUTOINC = 1 set, you can specify how to carry out
overflowing RAMADR with nWRAPAR bit of COMR2. Zero (0) set-up carries it out to the top of the current
page and one (1) set-up move it to the top of the next page (or to #00 if the current is the final page). An
example of the operation at PS = 11 is shown below.
nWRAPAR=1
PAGE4-0=00001, RAMADR4-0=11111
nWRAPAR=0
PAGE4-0=00001, RAMADR4-0=11111
PAGE4-0=00010, RAMADR4-0=00000
PAGE4-0=00001, RAMADR4-0=00000
SMSC TMC2074
Page 75
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
COMR4 Register: Data Register
(1) 16 Bit Mode (W16=H)
COMR4
(Data Register)
[READ/WRITE]
bit
Name
*1
15-0
RAMDT15-0
address:08h
init. Value description
X
RAM Data 15-0
(2) 8 Bit Mode and Word Mode=ON (W16=L, WDMD=1)
COMR4
(Data Register)
[READ/WRITE]
bit
name
init. value Description
*1
15-8
RAMDT15-8
X
RAM Data 15-8
*1
7-0
RAMDT7-0
X
RAM Data 7-0
NOTE:
address:08h/09h
To preserve the upper and lower bytes of word data in the same packet, COMR4 must be accessed in the
order of 08h access → 09h access.
(access in the order of 09h → 08h, 08h → 08h, or 09h → 09h will not preserve this data). This restriction
applies to both reading and writing.
The upper/lower relationship is selected by the nSWAP pin.
(3) 8 Bit Mode and Word Mode=Off (W16=L, WDMD=0)
COMR4
(Data Register)
[READ/WRITE]
bit
Name
init. Value Description
15-8
-------0
Reserved (all "0")
*1
7-0
RAMDT7-0
X
RAM Data 7-0
address:08h or 09h
*1 Not equivalent to the ARCNET original specifications.
- When reading/writing: ARCNET Data register(New)
Writing/ reading out the address in the 1 kByte RAM is indicated by the page register and intra-page
address register. Data access to packet buffer is performed via the data register.
Reading/writing is set by the RDDATA bit of COMR2.
NOTE:
Data can be accessed using settings in the RDDATA register only. For example, data register writing with
RDDATA = 1 setting, or data register reading with RDDATA = 0 setting will not normally be completed.
Revision 0.2 (10-23-08)
Page 76
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.5
COMR5 Register: Sub-address Register
COMR5
(Sub-address reg.)
[READ/WRITE]
bit
name
init. value
15-4
-------0
3-0
SUBAD3-0
0,0,0,0
NOTE:
address:0Ah
description
reserved (all "0")
Sub Address 3-0
Do not set the value “5-9h, C-Fh” to SUBAD3-0.
- When reading/writing: ARCNET sub-address register
SUBAD [2:0] (bits 2 to 0)
Specifying sub-addresses for selecting seven registers assigned to COMR7. Be sure to set the subaddress first, and then access to COMR7.
SUBAD3-0 = 0000 (0h) : Selection of TENTATIVE ID Register
SUBAD3-0 = 0001 (1h) : Selection of NODE ID Register
SUBAD3-0 = 0010 (2h) : Selection of SETUP1 Register
SUBAD3-0 = 0011 (3h) : Selection of NEXT ID Register (Only Read)
SUBAD3-0 = 0100 (4h) : Selection of SETUP2 Register
SUBAD3-0 = 1010 (Ah) : Selection of GPIO Data Register
SUBAD3-0 = 1011 (Bh) : Selection of GPIO Direction Control Register
SMSC TMC2074
Page 77
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.6
COMR6 Register: Configuration Register
*1
*3
*2
*5
COMR6
(Configuration reg.)
[READ/WRITE]
bit
name
init. value
15-8
-------0
7
RESET
0
6
-------0
5
TXEN
0/1 *4
4
ET1
1
3
ET2
1
2
BACKPLAN
1
1-0
-------0,0
address:0Ch
description
reserved (all "0")
Reset
reserved ("0")
Transmit Enable
Extended Timeout 1
Extended Timeout 2
Back Plane
reserved (all "0")
*1 Not equivalent to the ARCNET original specifications.
(Function elimination)
*2 Not equivalent to the ARCNET original specifications.
(Change Initial Value)
*3 Not equivalent to the ARCNET original specifications.
(Additional Function)
*4 The Initial value changes by operation mode.
0 (Off Line) at the time of peripheral mode
1 (On Line) at the time of standalone mode.
*5 These specification are not equal with ARCNET specification.
(SUBAD1-0 be integration to the COMR5 register )
- When reading/writing: ARCNET configuration register
RESET (bit 7)
This bit sets a software reset. Setting this bit to 1 causes software reset and setting 0 releases it.
TXEN (bit 5)
This bit sets access to the network (online and offline respectively); Setting 1 to this bit is on-line and
setting 0 is off-line. A temporary software reset is applied when the bit is changed from 0 to 1. (The
software reset is released automatically.) The software reset is not applied when the bit is changed from 1
to 0.
This bit is the same as the TXEN bit in the mode register described in 3.2.18, which is the bit usually used.
Revision 0.2 (10-23-08)
Page 78
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
ET1, ET2 (bits 4 and 3)
These bits set the timeout time of the response and idle timers. The following timeout times are the values
applicable when the transfer rate is 2.5 Mbps (the values become half at 5 Mbps).
ET2,ET1 = 0,0 Response Timer = 1193.6 uS Idle Timer = 1312 uS MAX Distances = 118.4 km
ET2,ET1 = 0,1 Response Timer = 596.8 uS Idle Timer = 656 uS MAX Distances = 57.6 km
ET2,ET1 = 1,0 Response Timer = 298.4 uS Idle Timer = 328 uS MAX Distances = 28.8 km
ET2,ET1 = 1,1 Response Timer = 74.7 uS Idle Timer = 82 uS MAX Distances = 6.4 km
These timeout times must be identical in every node on the network. Refer to the description of the
RCNTM1, 0 bits in the SETUP2 register.
BACKPLAN (bit 2)
This bit selects back plane mode and normal (dipulse) mode; setting 1 to the bit selects back plane mode
and setting 0 selects normal (dipulse) mode. Back plane mode is usually used (default).
SMSC TMC2074
Page 79
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.7
COMR7 Register
Seven registers are defined for COMR7, selected by the selection of the SUBAD [3:0] bits of COMR5.
COMR7-0000
[READ/WRITE]
bit
15-5
*1
4-0
(Tent. ID Register)
Name
-------TID4-0
address:0Eh
SUBAD=0000
init. value
0
all "0"
Description
reserved (all "0")
Tentative Node ID
*1 Not equivalent to the ARCNET original specifications.
(Reduction in a the number of bits)
- When reading/writing: ARCNET Tentative ID register
TID [4:0] (bits 4 to 0)
The ID value specified by this register is compared with the ID value in a token signal in the network and
the results indicated by the TENTID bit of the diagnostic register. TENTID becomes 1 if the comparison
result matches.
COMR7-0001
[READ/WRITE]
bit
15-5
*1
4-0
(Node ID Register)
name
-------NID4-0
address:0Eh
SUBAD=0001
init. value
0
all "0"
Description
reserved (all "0")
My Node ID
*1 Not equivalent to the ARCNET original specifications.
(Reduction the number of bits)
- When reading/writing: ARCNET Node ID register
NID [4:0] (bits 4 to 0)
When INIMODE = 1, this bit specifies the node ID. This function is the same as that of the NID register
described in 3.2.23, which is usually used instead of this register.
Revision 0.2 (10-23-08)
Page 80
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
COMR7-0010 (Setup1 Register)
[READ/WRITE]
bit
name
init. value
15-8
-------0
*1
7
-------1
6
FOURNAKS
0
5
-------0
4
-------0
3-1
CKP2-0
0,0,0
0
-------0
address:0Eh
SUBAD=0010
description
reserved (all "0")
reserved ("1")
Four NACKS
reserved ("0")
reserved ("0")
Clock Prescaler Bits 2,1,0
reserved ("0")
*1: Not equivalent to the ARCNET original specifications. (Function elimination)
- When reading/writing: ARCNET SETUP1 register
FOURNAKS (bit 6)
This bit specifies the number of NAK responses to the "Free Buffer Enquiry", function of the EXCNAK bit of
the diagnostic register. Setting 1 to this bit specifies 4 times, and to 0 specifies 128 times.
CKP [2:0] (bits 3 to 1)
INIMODE = 1 specifies the communication speed (transfer rate). This function is the same as that of the
CKP register described in 3.2.25, which is usually used instead of this register.
COMR7-0011
[READ ONLY]
bit
15-5
*1
4-0
(Next ID Register)
name
-------NEXTID4-0
address:0Eh
SUBAD=0011
init. value
0
all "0"
description
reserved (all "0")
Next Node ID
*1: Not equivalent to the ARCNET original specifications.
(Reduction the number of bits and function modifications)
NOTE:
Do not write to this register.
- When reading: ARCNET NEXT ID register
NEXTID [4:0] ( bit 4 to 0)
It is possible for the node to read out value of the node ID from a sending node. In CircLink, the following
ID value is fixed to the ID value of the node + 1. In case of no response after sending the token to the node
of ID value equaling to the node ID + 1 (absent receiver) and the token is passed to another node, the
NXTIDERR bit of the diagnostic register will be set to 1.
SMSC TMC2074
Page 81
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
*1
*3
*1
*1
*1
*2
COMR7-0100
[READ/WRITE]
bit
15-8
7
6
5,4
3
2
1-0
(Setup2 Register)
Name
--------------FARB
---------------------RCNTM1-0
address:0Eh
SUBAD=0100
init. value
0
0
0
0,0
1
1
1,1
description
reserved (all "0")
reserved ("0")
reserved ("0")
reserved (all "0")
reserved ("0")
reserved ("0")
Reconfiguration (RECON) Timer 1,0
*1 Not equivalent to the ARCNET original specifications. (Reduction function )
*2 Not equivalent to the ARCNET original specifications. (Change initial value)
*3 Not equivalent to the ARCNET original specifications. (Addition of new function)
- When reading/writing: ARCNET Setup2 Register
FARB (bit 6)
Increases the speed of the RAM Access controller. In default setting, it sets the yes/no setting of temporary
relay reception of 128 byte/page during CKP=000 setting. For further details, please refer to section 2.9.1 Temporary Receive and Direct Receive.
0: 128-byte/page temporary relay reception denied (Default),
RAM Access controller input clock has a single-sided function.
1: 128-byte/page temporary relay reception allowed
RAM Access controller input clock has a double-sided function. Accordingly, the input clock must
be below 20 MHz.
NOTE:
The FARB bit switch must be operated during Software Reset.
RCNTM1, RCNTM0 (bits 1 and 0)
These bits set the timeout time of the reconfiguration timer. The following timeout times are applicable
when the transfer rate is 2.5 Mbps. (The values become half at 5 Mbps)
RCNTM1-0
00
: Timeout = 840 mS
01
: Timeout = 210 mS
10
: Timeout = 105 mS
11
: Timeout = 52 mS (Default)
The timeout times above are values for COMR6: Reconfiguration register’s ET1 and ET2 = 1,1
respectively. If ET1 and ET2 are other than the above value, the timeout time is doubled. (This includes
the case of ET1 pin=Low.) Refer to section 2.14.2 ET1 pin and 3.2.7 ET1, ET2 bit for details.
Revision 0.2 (10-23-08)
Page 82
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
COMR7-1010
[READ/WRITE]
bit
15-8
*1
7-0
(GPIO Data Register)
Name
-------GPD7-0
address:0Eh
SUBAD=1010
init. value
0
all “0”
description
reserved (all "0")
GP-I/O Data
*1 Not exist in the ARCNET original specifications.
- When reading/writing: GPIO Data Register
GPD[7:0] (bit 7-0)
Write : write data which outputs to GPIP7-0 pin
Read : read the state of the GPIO7-0 pin
GPD7 corresponds to the GPIO7 pin. (Refer to section 2.15.)
COMR7-1011
[READ/WRITE]
bit
15-8
*1
7-0
(GPIO Direction Register)
Name
-------nGPOE7-0
init. value
0
all “1”
address:0Eh
SUBAD=1011
description
reserved (all "0")
GP-I/O Output Enable
*1 Not exist in the ARCNET original specifications.
- When reading/writing: GPIO Direction Register
nGPOE[7:0] (bit 7-0)
Set the direction of GPIO7-0 pin. The direction can be set by every one bit.
nGPOE7 corresponds to the GPIO7 pin. (Refer to section 2.15.)
0 : Output mode
1 : Input mode
Supplement:
SMSC TMC2074
Refer to the ARCNET Controller COM20020 Rev.D Data Sheet for further details on each bit of
COMR0 to COMR7.
Page 83
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.8
NST Register: Network Standard Time
NST
address:10h
(Read Only)
Bit
15-0
name
NST15-0
init. value
0000h
description
Network Standard Time
NST15-0 (bits 15 to 0)
These bits indicate the standard time in the network. Refer to section 2.12 for details.
Accessing the NST register can dynamically provide the latest time data. Since NST is a 16 bit counter, it
is necessary to read the even address side (10h) first when an 8-bit bus is used. When the even address
side (11h) is read out, the remaining 8 bits of the NST are latched internally.
3.2.9
INTSTA Register: EC Interrupt Status
INTSTA
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
address:12h
(Read Only, Read/Write)
name
RXERR
CMIECC
NSTUNLOC
WARTERR
FRCV
RRCV
MRCV
SIDF
TKNRETF
ACKNAKF
HUBWDTO
CPERR
COM
FBENR
TXERR
TA
dir.
R/W
R/W
R
R
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R
R/W
R/W
R
init. value
0
0
1 or 0
0
0
0
0
0
0
0
0
0
0
0
0
1
Description
Receiver Error
CMI RX Error Correction occurred
NST Unlock
Warning Timer Error
Free-format mode Received
Remote-buffer mode Received
My Received
SID Found
Token Retry occurred
Corrupt ACK/NAK Recovered
HUB Watch Dog Timer time-out
Tx CP Error
ARCNET CORE Interrupt
FBE No Reply
Transmitter Error
Transmitter Available
The upper 8 bits indicate the receive status, and the lower 8 bits indicate the send status. Every bit in this
register can be used to generate an interrupt.
RXERR (bit 15)
This bit indicates that receive has stopped due to an error during packet receive. As soon as this bit is set,
the details of the error are indicated by the RXEC 2-0 (bits 7 to 5) in the ERRINFO register, and the ID of
the sending node is stored to RESID 4-0 (bits 4 to 0) in the same register. Note that this bit is not set by
any message other than a packet (Token, FBE, ACK, or NAK).
This bit is cleared by writing 1 or by a software reset.
Revision 0.2 (10-23-08)
Page 84
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
CMIECC (bit 14)
This bit indicates that error correction of received data has been performed in the CMI decoding circuit. As
soon as this bit is set, the details of the error are stored in CMIEI3-0 (bits 11 to 8) of the ERRINFO register.
This bit is cleared by writing a 1 or by software reset.
NSTUNLOC (bit 13)
Indicates synchronizing with the CM node’s NST. This bit is set by Software Reset. For further details,
please refer to section 2.12.
0: Synchronous Lock status 1: Synchronous Unlock Status (Initial Value)
In the CM node, this flag goes into steady state 0 (Synchronous Lock status). Accordingly, the initial
settings are as detailed below:
In Peripheral mode, the CM node ID is set in a register after cancellation of Hardware Reset. After these
values are imported, the output is 1 until it assumes itself as a CM node (it becomes 0 after that). During
Software Reset, due to the CM Node ID being immediately imported, the CM Node ID is fixed at 1→0
immediately after set-up in the register.
In standalone mode, the CM node ID is the pin setting when it is the same setting as the CM node setting.
The output is 1 during Hardware Reset, and 0 when Hardware Reset is cancelled.
WARTERR (bit 12)
This bit is set if data is not received by any page set in remote buffer receive mode within a fixed period.
This bit is cleared by the WARTERR clear command or by a software reset.
1: No receive within a fixed period, 0: Receive within a fixed period
FRCV (bit 11)
This bit is set if the reception by any page set in free format receive mode is completed normally. This bit is
cleared by writing a 1 or by a software reset.
1: Receive complete, 0: Receive in progress
RRCV (bit 10)
This bit is set if the reception of any page set in remote buffer receive mode is completed normally. This bit
is cleared by writing a 1 or by a software reset.
1: Receive complete, 0: Receive in progress
MRCV (bit 9)
This bit is set if the reception of a packet sent to this node (DID = NID) is completed normally. This bit is
cleared by writing a 1 or by a software reset.
1: Receive complete, 0: Receive in progress
SIDF (bit 8)
This bit is set if a packet sent from the SID specified by the SSID register is received. This bit is cleared by
writing a 1or by a software reset.
SMSC TMC2074
Page 85
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
TKNRETF (bit 7)
This bit indicates that a token retry is performed. Refer to section 2.4.1 - Reducing Token Loss for details.
This bit is cleared by writing a 1or by a software reset.
ACKNAKF (bit 6)
This bit indicates that counter measures to handle corrupted ACK/NAK data have been implemented.
Refer to section 2.4.1 for details. This bit is cleared by writing a 1 or by a software reset.
HUBWDTO (bit 5)
This bit indicates that the HUB unit has been reset which was caused by timeout of watchdog timer. This is
done to prevent the direction control circuit of the HUB unit from hanging-up. A timeout occurs if the
transmit signal from HUB is continuously active for 3.27 ms or more. (when using 2.5 Mbps. At 5 Mbps, the
value is half -> 1.64 ms)
This timeout causes the HUB unit and two CMI units to be automatically reset. (If the HUB unit is OFF, the
CMI units are not reset.) This bit is cleared by writing a 1or by a software reset.
CPERR (bit 4)
This bit is set if the CP field of the preceding packet is of a value that exceeded the page boundary, or is
between 00h and 02h, both of which are invalid CP settings.
Refer to section 2.5.3, Packet Data Structure for details. This bit is cleared by writing a 1 or by a software
reset.
1: Packet including invalid CP field is sent, 0: Normal packet is sent
COM (bit 3)
This bit is set to 1 if there is an interrupt from the ARCNET core. Be sure to set the COMR0 mask register
bits when required.
This bit is set to 1 when the interrupt is generated by EXCNAK, RECON, NXTIDERR and TA bit in the
mask register of COMR0.
FBENR (bit 2)
Both FBENR and TXERR bits are set if there is no response to FBE . If FBENR is set, it is possible to
determine that data is transmitted to a node that is not receiving properly, thus identifying failures based on
deformed packet data. This bit is cleared by writing a 1, issuing a send command, or by a software reset.
TXERR (bit 1)
This bit is set if sending fails. Be aware that this function is the opposite of that of the ARCNET-original
TMA bit. This bit is cleared by writing a 1 , issuing the send command, or by a software reset.
TA (bit 0)
This bit is the same as the TA bit of the COMR0: ARCNET status register. (Refer to that register for
details.) This bit becomes 0 only while the send command is being issued.
Combination and meaning of transmission status
TA
Revision 0.2 (10-23-08)
TXERR
FBENR
Meaning
Page 86
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
0
1
1
1
X
0
1
1
X
0
0
1
Transmitting
Transmit complete
Transmit Error by data error
Transmit Error by FBE unanswer
3.2.10 INTMSK Register: EC Interrupt Mask
INTMSK
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
address:14h
(Read/Write)
name
RXERR
CMIECC
NSTUNLOC
WARTERR
FRCV
RRCV
MRCV
SIDF
TKNRETF
ACKNAKF
HUBWDTO
CPERR
COM
FBENR
TXERR
TA
init. value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
description
Receiver Error
CMI RX Error Correction occurred
NST Unlock
Warning Timer Error
Free-format mode Received
Remote-buffer mode Received
My Received
SID Found
Token Retry occurred
Corrupt ACK/NAK Recovered
HUB Watch Dog Timer time-out
TX CP Error
ARCNET CORE Interrupt
FBE No Reply
Transmitter Error
Transmitter Available
This register corresponds to interrupt status, and being set to 1, the interrupt signal becomes active when
the corresponding status becomes 1.
SMSC TMC2074
Page 87
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.11 ECCMD Register: EC Command Register
ECCMD
bit
15-8
7-0
address:16h
(Read/Write)
name
-------ECCMD7-0
init. value description
0
reserved (all "0")
00h
EC Command
ECCMD 7-0 (bits 7 to 0)
This command is unique to CircLink. When the bus width is 8 bits (W16 = 0), access to higher bytes is
invalid; the command accesses the lower bytes. When the bus width is 16 bits (W16 = 1), “00h” should be
specified for the higher bytes. The readable value from this register is the prior write command.
03h: Send command
This command instructs the CircLink to start sending. After issuing the send command, sending is started
upon receipt of token to the node. In continuous send mode (TXM = 1, RTO = 0) or in remote buffer
sending mode, an automatic send operation repeats whenever a node receives the token after the first
send command has been issued.
In Free Format send mode (TXM = 0) or the remote buffer send mode, a send command must be issued
each time in single send mode (TXM = 1, RTO =1).
01h: Sending cancellation command
This command cancels the prior send command . After cancellation, the TA bit is set to 1. If this command
is issued before the node receives the token , cancellation of the send is possible.
It is necessary to confirm tTA bit =1 because the cancellation is actually executed when the token arrives.
In continuous send mode (TXM = 1, RTO = 0) in the remote buffer send mode, continuous send operation
can be stopped. (To restart, a send command is necessary.)
09h: NXTIDERR clear command
This command clears the NXTIDERR bit in COMR1 (Diagnostic register) .
0Ah: WARTERR clear command
This command instructs initialization and start of the warning timer function. In addition, this command
clears the WARTERR bit and the INTSTA register as well as the receive flag in the page that is set to the
remote buffer mode.
0Eh: POR, EXCNAK clear command
This command clears the POR bit in COMR0 (status register) and the EXCNAK bit in COMR1 (diagnostic
register). These bits cannot be cleared individually.
16h: RECON clear command
This command clears the RECON bit in COMR0 (status register).
1Eh: Concurrent operation of POR, EXCNAK clear and RECON clear command
Revision 0.2 (10-23-08)
Page 88
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
These commands clear all POR, EXCNAK, and RECON bits.
3.2.12 RSID Register: Receive SID
RSID
bit
15-13
12-8
7-5
4-0
address:18h
(Read Only)
name
-------MRSID4-0
-------RSID4-0
init. value
-all "0"
-all "0"
description
reserved (all "0")
My Received SID
reserved (all "0")
Received SID
MRSID 4-0 (bits 12 to 8)
SID of the packet to the node received last.
RSID 4-0 (bits 4 to 0)
SID of packet received last.
3.2.13 SSID Register: SID
SSID
bit
15-5
4-0
address:1Ah
(Read/Write)
name
-------SSID4-0
init. value
-all "0"
description
reserved (all "0")
Search SID
SSID 4-0 (bits 4 to 0)
When a packet having SID as defined in section 3.2.13, is received, the SIDF bit of the interrupt status
register is set.
SMSC TMC2074
Page 89
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.14 RXFH Register: Receive Flag (higher side)
RXFH
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
address:1Ch
(Read/Write)
Name
RXF31
RXF30
RXF29
RXF28
RXF27
RXF26
RXF25
RXF24
RXF23
RXF22
RXF21
RXF20
RXF19
RXF18
RXF17
RXF16
Init. value
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
description
Receive Flag (Page #31)
Receive Flag (Page #30)
Receive Flag (Page #29)
Receive Flag (Page #28)
Receive Flag (Page #27)
Receive Flag (Page #26)
Receive Flag (Page #25)
Receive Flag (Page #24)
Receive Flag (Page #23)
Receive Flag (Page #22)
Receive Flag (Page #21)
Receive Flag (Page #20)
Receive Flag (Page #19)
Receive Flag (Page #18)
Receive Flag (Page #17)
Receive Flag (Page #16)
RXF31-16 (bits 15 to 0)
This is a flag that indicates the receive status of pages from 16 to 31. The definition is different depending
on the receive mode of the corresponding page. In the free format receive mode, the register becomes a
writable register. This register is effective only when page size is set to the 32-byte mode due to RAM size;
in other sizes, the readout is always “1”.
Free format receive mode
[Flag definition] 1: Receive completed/Unauthorized state
0: Receive authorized
[Clear condition] Writing “1”, or last data readout of corresponding page only in nACLR = 0
Remote buffer receive mode
[Flag definition] 1: Receive within a fixed time period
0: No receive within a fixed time period.
[Clear condition]
Writing 0Ah (WARTERR clear command) in the ECCMD register, or OK in the
warning monitoring result
If the all-receive-inhibit bit, ECRI, in the mode register is returned from 1 to 0, all the receive flags return to
1 regardless of their receive mode.
Revision 0.2 (10-23-08)
Page 90
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.15 RXFL Register: Receive Flag (lower side)
RXFL
address:1Eh
(Read/Write)
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
name
RXF15
RXF14
RXF13
RXF12
RXF11
RXF10
RXF09
RXF08
RXF07
RXF06
RXF05
RXF04
RXF03
RXF02
RXF01
--------
Init. value
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
description
Receive Flag (Page #15)
Receive Flag (Page #14)
Receive Flag (Page #13)
Receive Flag (Page #12)
Receive Flag (Page #11)
Receive Flag (Page #10)
Receive Flag (Page #09)
Receive Flag (Page #08)
Receive Flag (Page #07)
Receive Flag (Page #06)
Receive Flag (Page #05)
Receive Flag (Page #04)
Receive Flag (Page #03)
Receive Flag (Page #02)
Receive Flag (Page #01)
reserved ("0")
RXF15-01 (bits 15 to 1)
This is flag indicates the receive status of pages 01 to 15. The definition is different depending on the
receive mode of the corresponding page. In the free format receive mode, the register becomes a writable
register. Bits from 15 to 4 are not effective when the page size is 128/256 and bits 15 to 4 are not effective
when the page size is 256 bytes (the readout is always “1”).
Free format receive mode
[Flag definition] 1: Receive completed/Unauthorized
0: Receive authorized
[Clear condition]
Writing “1”, or last data readout of corresponding page only in nACLR = 0
Remote buffer receive mode
[Flag definition] 1: Receive within a fixed time period
0: No receive within a fixed time period.
[Clear condition]
Writing 0Ah (WARTERR clear command) in the ECCMD register, or OK in the
warning monitoring result
If the all-receive-inhibit bit, ECRI, in the mode register is returned from 1 to 0, all the receive flags return to
1 regardless of their receive mode.
SMSC TMC2074
Page 91
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Supplement:
Clearing the Receive Flag by writing 1
In Free Format receive mode receive flags RXF31 to RXF1 become 1 after receive completion and must
be cleared (0) after being read. The clearance is executed by writing “1” in object bits to clear only the
receive flag bits.
For example, if the readout data of the RXFH register (higher receive flag) is 01h; in this case, the data
means receive completion of page #16. If this readout data (01h) is written back to the RXFH register, only
the RXF 16 bit is cleared. Therefore, the bit in the RXFH register that is set after the RXFH register readout
is not cleared by mistake. The important point is that the bits subject to be cleared are the bits of which the
CPU recognizes as “1.”
This description is also applicable to clearing flags in the Interrupt Status register.
3.2.16 CMID Register: Clock Master Node ID
CMID
address:20h
(Read/Write)
bit
name
init. value
15-5
--------
--
4-0
CMID4-0
all "0"
description
reserved (all "0")
Clock Master Node ID
CMID 4-0 (bits 4 to 0)
These bits specify IDs of the clock master node and the standard node of the network standard time
(NST). If a packet is received from the node set, the NST is loaded. If 0 is set, loading is not executed.
Revision 0.2 (10-23-08)
Page 92
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.17 MODE Register: Operation Mode Setup Register
address:22h
(Read/Write)
bit
15-13
12
11
10
9
8
7
6
5
4
3
2
1
0
Name
-------CMIERRMD
NSTSEND
NSTSTOP
INIMODE
TXEN
ECRI
BRE
TXM
RTO
WDMD
nTKNRTY
nACKNAK
nACLR
init. value
-0
0
0
0
0 or 1
0
0
0
0
0
0
0
0
description
reserved (all "0") -> Must write 000
CMI RX Error Mode
Network Standard Time SEND
Network Standard Timer STOP
Initialize Mode
Tx Enable
CircLink Receive Inhibit
Broadcast Receive Enable
Transmitter Mode
Remote buffer Tx Once mode
Packet Data Word Mode
TOKEN Retry
ACKNACK Mode
Receive Flag Auto Clear
CMIERRMD (bit12)
This bit sets the operation mode in the event of error correction during data packet receive in the CMI
decoding circuit. When error correction (CMIECC = 1) is performed during a receive, if the receive is
terminated this bit is set to 1. The receive termination process should follow 2.9.1 “Temporary receive and
direct receive.”
1: Terminates packet receive , 0: Does not terminate packet receive
NSTSEND (bit11)
This bit has a function that allows the nodes to alternate clock master to add the NST value to the last two
bytes of packet similar to the function in clock master node. When this bit is set to 1, NST is sent instead of
the last two bytes that are written in packet RAM.
1: Adds NST , 0: Dose not add NST
NSTSTOP (bit10)
This bit stops NST at the current count value.
1: Stops NST count , 0: Dose not stop NST count
INIMODE (bit 9)
This bit selects whether the CircLink initialization, which includes the MAXID number setup, page size
setup, the node number setup, and communication rate prescaler setup, are set via an external input pin or
by register specification. Since this bit is important in network settings, this bit must be rewritten in the
condition of TXEN = 0 (offline). When this bit is rewritten, software reset is automatically executed. (The
software reset is released automatically.)
1: Sets via register, 0: Sets via external input pin
SMSC TMC2074
Page 93
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
TXEN (bit 8)
Setting this bit to 1 in CircLink enables network participation. The initial value differs depending on the
operation mode; the starting status is 0 = offline and 1 = online in the peripheral mode and the standalone
mode, respectively. This bit is the same as the TXEN bit in the COMR6 register. If this bit is rewritten from
0 to 1, software reset is automatically executed. (The software reset is released automatically.) The
software reset is not applied when the bit is changed from 1 to 0.
1: Online state, 0: Offline state
ECRI (bit 7)
This bit stops automatic issuing of receive commands to the ARCNET core. The CircLink always receives;
to stop receiving, set this bit to 1. Moreover, this bit returns NAK to the free buffer enquiry (FBE) to the bit.
Returning this bit from 1 to 0 sets the receive flag registers RXF01 to RXF31 to the (initial) value of 1.
When CircLink receives a token issued by itself, ECRI is set. This causes a delay because setting/clearing
ECRI affects reception flags RXF0-RXF3. The delay is 52 ms; when the network data rate is 2.5 Mbps, and
scales accordingly for other rates.
1: Normal stop, 0: Normal operation
NOTE:
The delay will be caused by the time the result of changing ECRI reflected internally. ECRI is reflected
when the token to oneself is received, and do the following processing, please after inserting the weight of
maximum value (52mS @2.5Mbps) at the time of token surroundings cycle when you change ECRI. 52mS
or less is delayed to the initialization operation of reception flag register RXF01-RXF31 when ECRI is
returned to 1→0.
52mS is a value for 2.5Mbps. This time depends on transfer rate. If it is 5Mbps, this time is half (26mS). If
it’s 1.25Mbps, it is two time (104mS).
BRE (bit 6)
1: Receives broadcast packet, 0: Not receive
TXM (bit 5)
1: Remote buffer sending mode, 0: Free format sending mode
RTO (bit 4)
This bit specifies the sending count in the remote buffer sending mode
1: Only one packet sending, 0: Continuous auto-sending
WDMD (bit 3)
This bit specifies the data structure mode to access data register (COMR4) through 8-bit bus. When this bit
is set to 1, to protect the higher and lower bytes of word data as one packet, it is necessary to perform an
access to COMR4 in the order of 08h to 09h. (Protection is unavailable in the order of 09h to 08h, 08h to
08h, and 09h to 09h) The rule is applicable for both write and read.
1: 16-bit data batch, 0: 8-bit data batch
Revision 0.2 (10-23-08)
Page 94
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
nTKNRTY (bit 2)
Setting this bit to 1 disables token re-send. (original operation of ARCNET)
nACKNAK (bit 1)
Setting this bit to 1 generates reconfiguration in ACK/NAK deformation. (original operation of ARCNET)
nACLR (bit 0)
Setting this bit to 1 disables automatic clearance of receive flag in the readout of the last data in the free
format receive mode.
3.2.18 CARRY Register: Carry Selection for External Output
CARRY
address:24h
(Read/Write)
bit
name
init. value
15
OFSMOD
0
OFFSET Mode
14,13
--------
--
reserved (all "0")
12-8
NSTOFS4-0
7-4
NSTC3-0
8h
NST Carry Select
3-0
WARTC3-0
8h
WART Carry Select
all "0"
description
NST OFFSET
OFSMOD (CARRY register: bit 15)
0: Automatic offset (default)
1: Manual offset
NOTE:
Do not set OFSMOD bit = 1, when NSTPRE2 pin = Low
NSTOFS4-0 (CARRY register: bits 12 to 8)
These bit selects an offset from 0 to 31. The offset is “NST resolution * NSTOFS4-0”.
NSTC3-0 (bits 7 to 4)
These bits specify the generation timing of external pulse output, nNSTCOUT, by means of the digit
position of NST.
NSTC3-0
0000
0001
0010
:
1111
CARRY Digit
NST[0]
NST[1]
NST[2]
:
NST[15]
Check Output Cycle
NST Resolution * 2^1
NST Resolution * 2^2
NST Resolution * 2^3
:
NST Resolution* 2^16
Refer to section 2.12 for the NST resolution.
SMSC TMC2074
Page 95
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
WARTC3-0 (bits 3 to 0)
These bits specify the warning monitoring time at remote buffer receive by means of the digit position of
timer (WT). Refer to section 2.9.4 for details of WT.
WARTC3-0
0000
0001
0010
:
1111
CARRY Digit
-----WT[1]
WT[2]
:
WT[15]
Check Period
ILLEGAL Setting
WT Resolution * 2^1
WT Resolution * 2^2
:
WT Resolution * 2^15
3.2.19 RXMH register: Receive mode (higher side)
RXMH
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
address:26h
(Read/Write)
name
RXM31
RXM30
RXM29
RXM28
RXM27
RXM26
RXM25
RXM24
RXM23
RXM22
RXM21
RXM20
RXM19
RXM18
RXM17
RXM16
init. value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
description
Receive Mode (Page #31)
Receive Mode (Page #30)
Receive Mode (Page #29)
Receive Mode (Page #28)
Receive Mode (Page #27)
Receive Mode (Page #26)
Receive Mode (Page #25)
Receive Mode (Page #24)
Receive Mode (Page #23)
Receive Mode (Page #22)
Receive Mode (Page #21)
Receive Mode (Page #20)
Receive Mode (Page #19)
Receive Mode (Page #18)
Receive Mode (Page #17)
Receive Mode (Page #16)
RXM31-16 (bits 15 to 0)
These bits specify the receive mode of page 16 to 31. The specification is effective only in the 32-byte
mode of page size. If the page size is set to 64, 128, or 256 bytes, the mode is tied to the free format
receive mode (0).
1: Remote buffer receive mode
0: Free format receive mode
NOTE:
If the number of nodes in the network is small, the receive mode of unused nodes (pages) should be set to
the free format receive mode (0). If the mode is set to the remote buffer mode (1) by mistake, the unused
pages undergo warning timer response monitoring (except for the self node).
Revision 0.2 (10-23-08)
Page 96
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.20 RXML Register: Receive Mode (lower side)
RXML
address:28h
(Read/Write)
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
name
RXM15
RXM14
RXM13
RXM12
RXM11
RXM10
RXM09
RXM08
RXM07
RXM06
RXM05
RXM04
RXM03
RXM02
RXM01
--------
init. value
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
--
Description
Receive Mode (Page #15)
Receive Mode (Page #14)
Receive Mode (Page #13)
Receive Mode (Page #12)
Receive Mode (Page #11)
Receive Mode (Page #10)
Receive Mode (Page #09)
Receive Mode (Page #08)
Receive Mode (Page #07)
Receive Mode (Page #06)
Receive Mode (Page #05)
Receive Mode (Page #04)
Receive Mode (Page #03)
Receive Mode (Page #02)
Receive Mode (Page #01)
reserved (“0”)
RXM15-08 (bits 15 to 8)
These bits specify the receive mode of pages 08 to 15. The specification is effective only in the 32- or 64byte mode of page size. If the page size is set to 128, or 256 bytes, the mode is tied to the free format
receive mode (0).
1: Remote buffer receive mode
0: Free format receive mode
RXM07-04 (bits 7 to 4)
These bits specify the receive mode of pages 04 to 07. The specification is effective only in the 32-, 64-, or
128-byte mode of page size. If the page size is set to 256-bytes, the mode is tied to the free format receive
mode (0).
1: Remote buffer receive mode
0: Free format receive mode
RXM03-01 (bit 3-1)
These bits specify the receive mode of pages 01 to 03. The specification is effective in any page sizes.
1: Remote buffer receive mode
0: Free format receive mode
NOTE:
If the number of nodes in the network is small, the receive mode of unused nodes (pages) should be set to
the free format receive mode (0). If the mode is set to the remote buffer receive mode (1) by mistake, the
unused pages undergo warning timer response monitoring (except for the self node).
SMSC TMC2074
Page 97
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.21 MAXID Register: Selection of Max. ID
MAXID
bit
15-5
4-0
address:2Ah
(Read/Write)
name
-------MAXID4-0
init. value
-all "1"
Description
Reserved (all "0")
MAXID
MAXID 4-0 (bits 4 to 0)
These bits specify the max. node ID.
When INIMODE in the mode register and nDIAG pin are set to 1, the value set in this register is selected
as the max. node ID. When INIMODE is set to 0, values in MAXID 4-0 of the external input pin become
readable. Refer to section 1.6.9.
NOTE:
To change these bits, be sure to set TXEN to 0 (off-line) before hand. If these bits change during the online state, it executes a software reset automatically (the software reset is released automatically).
3.2.22 NID Register: Selection of the Node ID
NID
address:2Ch
(Read/Write)
bit
15-5
4-0
Name
-------NID4-0
init. value
-all "0"
Description
Reserved (all "0")
My Node ID
NID4-0 (bits 4 to 0)
These bits specify the node ID.
When INIMODE of the mode register is set to 1, the value set in this register is selected as the node ID.
When INIMODE is set to 0, values in NID 4-0 of the external input pin become readable. Refer to section
1.6.10.
NOTE:
To change these bits, be sure to set TXEN to 0 (off-line) before hand. If these bits change during the online state, it executes a software reset automatically. (The software reset is released automatically.)
Revision 0.2 (10-23-08)
Page 98
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.23 PS Register: Page Size Selection
PS
address:2Eh
(Read/Write)
bit
15-2
1-0
Name
-------PS1-0
init. value
-0,0
Description
Reserved (all "0")
Page Size
PS1-0 (bits 1 to 0)
These bits specify the page size.
When INIMODE of the mode register is set to 1, the value set in this register is selected as the page size.
When INIMODE is set to 0, values in PS1-0 of the external input pin become readable. Refer to section
1.6.8.
NOTE:
To change these bits, be sure to set TXEN to 0 (off-line) beforehand. If these bits change during the online state, a software reset will be executed automatically (the software reset is released automatically).
3.2.24 CKP Register: Communication Rate Selection
CKP
address:30h
(Read/Write)
bit
15-5
2-0
Name
-------CKP2-0
init. value
-0,0,0
Description
reserved (all "0")
Clock Prescaler Bits 2,1,0
CKP (bits 2 to 0)
These bits specify the communication rate of the CircLink. When INIMODE of the mode register is set to 1,
the value set in this register is selected as the communication rate. When INIMODE is set to 0, values in
CKP2-0 of the external input pin become readable. Refer to section 1.6.15.
NOTE:
To change these bits, be sure to set TXEN to 0 (off-line) beforehand. If these bits change during the online state a software reset will be executed automatically (the software reset is released automatically).
SMSC TMC2074
Page 99
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.25 NSTDIF Register: NST Phase Difference
NSTDIF
Bit
15
14-0
address:32h
(Read Only)
name
DIFDIR
NSTDIF14-0
init. value
1
all”0”
description
Differential Direction
NST Differential
DIFDIR (NSTDIF register: bit 15)
This bit indicates a direction of NST phase difference. This bit is not applicable for the clock master node.
0: Ahead of CM node
1: Behind CM node
NSTDIF14-0 (NSTDIF register: bit 14-0)
These bits are used to express the absolute value of the phase difference between a CM node and NST in
0 to 32, 768. These bits are not applicable if the node is a clock master node.
Supplement:
If the node is a clock master node, the NSTDIF register is tied to 0000h.
Accessing the NST register can dynamically provide the latest time data. Since NST is a 16 bit value, it is
necessary to read the even address side (32h) first when 8-bit bus is used. When the even address side
(13h) is read out, the remaining 8 bits of the NST are latched internally.
Revision 0.2 (10-23-08)
Page 100
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
3.2.26 PININFO Register: Pin Setup Information
PININFO
*1
*1
*1
*1
bit
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
address:34h
(Read Only)
name
nSWAP
W16
nOPMD
nHUBON
nEHWR
nEHRD
nCMIBYP
CHKTSTP
nSWAP
W16
nDIAG
TXENPOL
NSTPRE1
NSTPRE0
WPRE1
WPRE0
init. value
-----------------
description
status of nSWAP pin
status of W16 pin
status of nOPMD pin
status of nHUBON pin
status of nEHWR pin
status of nEHRD pin
status of nCMIBYP pin
status of CHKTSTP (Test pins)
status of nSWAP pin
status of W16 pin
status of nDIAG pin
status of TXENPOL pin
status of NSTPRE1 pin
status of NSTPRE0 pin
status of WPRE1 pin
status of WPRE0 pin
Current status of several CircLink setup pins except for nMUX, nRWM, nSTALONE, nDSINV, ALEPOL,
NSTPRE2, and WPRE2 can be read. It is useful to find pin setup errors by reading the current status.
CHKTSTP (bit 8) becomes 1 when one of the test pins (nTEST[3:0], nTMODE) becomes Low, thereby
notifying the CircLink being in some test mode.
*1: The nSWAP and W16 pins used to set the CPU bus can read out bit 7 and 6 in either
accesses of 16 bit, 8 bit without swap or 8 bit with swap.
SMSC TMC2074
Page 101
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
3.2.27 ERRINFO Register: Error Information
ERRINFO
bit
15
14-12
11-8
7-5
4-0
address:3Ah
(Read Only)
name
-------RCNCD2-0
CMIEI3-0
RXEC2-0
RESID
init. value
0
0
0
0
0
description
reserved ("0")
Reconfiguration Error Code
CMI RX Error Correction Information Code
RX Error Code
RX Error SID
RCNCD2-0 (bits 14 to 12)
These bits represent the reconfiguration-generation-cause code, which is the cause of the RECON bit (bit
2) of COMR0, in three bits. Issuing CLEAR FLAGS command to COMR1 or software reset clears these
bits.
RCNCD2-0
000
: Received garbage data (noise) during the wait period after token sending (other than 000 to 101)
001
: Received a signal other than ACK during the wait period after packet sending
010
: Generated trailing 0 error after ACK receive during the wait period after packet sending
011
: Received a signal other than NAK/ACK during the wait period after F.B.E sending
100
: Generated trailing 0 error after ACK receive during the wait period after F.B.E sending
101
: Generated trailing 0 error after NAK receive during the wait period after F.B.E sending
11x
: Undefined
001 to 101 do not generate reconfiguration since they are saved by NAK/ACK counter-deformation
function (nACKNAK = 0: default). The reconfiguration generation cause at nACKNAK = 0 is only 000.
CMIEI3-0 (bits 11 to 8)
These bits represent the CMI receive error correction code, which is the cause of CMIECC bit (bit 14) = 1
in the INTSTA register in bits CMIE2-0-0. In CMIEI3, it indicates which port is the generation port.
However, if HUB is turned off, the status is retained to 0. (0: Port 1 side, 1: Port 2 side)
Writing 1 to the CMIECC bit or software reset clears these bits.
CMIEI3
0: Port 1
1: Port 2
Revision 0.2 (10-23-08)
Page 102
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
CMIEI2-0
000
: Corrected error data 10 to 00 in State#11 (S11)
001
: Corrected error data 11 to 01 in State#11 (S11)
010
: Corrected error data 10 to 11 in State#00 (S00)
011
: Corrected error data 00 to 01 in State#00 (S00)
100
: Corrected error data 10 to 00 in State#01a (S01a)
101
: Corrected error data 11 to 01 in State#01a (S01a)
110
: Corrected error data 10 to 10 in State#01b (S01b)
111
: Corrected error data 00 to 01 in State#01b (S01b)
For state numbers, refer to the State Transition of the State Machine in A-5 CMIRX Block in Appendix A
CMI Modem.
RXEC2-0 (bits 7 to 5)
These bits represent the packet receive error code, which is the cause of RXERR bit (bit 15) = 1 in the
INTSTA register in three bits. Writing 1 to the RXERR bit or software reset clears the setting. (Default is
000.)
RXEC2-0
000
: Frame error or Broadcast receiving when broadcast receiving prohibition is set. (BRE=0)
001
: CP error (Other than CP=0: 0 is long packet and it is not sent)
010
: CRC error
011
: Length error (Trailing 0 error)
100
: Mismatch of two DID (Other than in broadcast and addressed to the other node)
101
: Receive stop caused by CMIECC generation
110
: Receive in receive-unauthorized page (only in free format mode)
111
: Two or more simultaneously occur among 011, 101, and 110
RESID4-0 (bits 4 to 0)
These bits represent the SID value in receive packet, which causes RXERR bit (bit 15) = 1 in the INTSTA
register, in five bits. Writing 1 to RXERR bit or software reset clears these bits.
SMSC TMC2074
Page 103
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Appendix A CMI Modem
A-1 Outline
Isolation by pulse transformers is widely used in this network. However, because in standard ARCNET
transmission the presence or absence of a pulse is indicated by 0 or 1, in data consisting of a sequence of
zeros such as 0x00 a prolonged succession of no pulses results in magnetic saturation of the transformer.
As a countermeasure, an external circuit on the standard ARCNET is designed to prevent magnetic
saturation (e.g. HYC4000). Because such an external component is not available in the CircLink external
circuit, where only a normal RS485 transceiver and pulse transformer are installed, a CMI modem circuit is
built in and converts the ARCNET into CMI coding.
A-2 CMI Code
In the CMI code the same value cannot continue for more than 2 bits.
The state it can take is decided, so it has a self-restoring function.
In CMI coding, input data is transitioned in 1-bit portions. Bits are indicated either as 11, 00, or 01. CMI
coding is carried out by making these into CMI coding symbols. At decoding, the process is the exact
opposite.
The CMI coding state transition diagram is shown below.
Data
CMI Code
Example:
0
11
01
1
0
1
1
1
00
0
01
0
Figure 17 - CMI Coding State transition diagram
Revision 0.2 (10-23-08)
Page 104
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
A-3 CMI Modem Configuration
ENABLE
NTXIN
NTXENIN
CLK
NRESET
CMITX
ENABLE
NRXIN
ENABLE
NRXIN
CMIRX
CLK
NRESET
CLK
NRESET
NTXIN
NTXENIN
NTXOUT
NTXENOUT
NTXOUT
NTXENOUT
NRXOUT
NRXOUT
Figure 18 - CMI Modem Block Diagram
NTXIN
Input, Negative-Logic, ARCNET Controller PULSE1output
NTXENIN
Input, Negative-Logic, ARCNET Controller TXEN output
NRXIN
Input, Negative-Logic, Line Receiver Reception output
CLK
Input, Start up detection, Same clock as ARCNET controller
NRESET
Input, Negative-Logic, Reset Signal
ENABLE
Input, Positive-Logic, clock division signal in synchronizer
NTXOUT
Output, Negative-Logic*,
Input to Line Driver Data pin
NTXENOUT
Output, Negative-Logic,
Input to Line Driver TxEnable pin
NRXOUT
Output, Negative-Logic,
Input to the ARCNET Controller RXIN pin
*: CMI Code in Appendix A is stated as Positive Logic (Active High).
SMSC TMC2074
Page 105
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
A-4 CMITX Block
State Machine
State_Reset:
Reset Status
State_TxEWait:
Wait for TxEnable
State_TxStart:
Wait for start of Data Output
State_S11:
Data “1” Output
State_S00:
Data “1” Output
State_S01a:
Data “0” Output
State_S01b:
Data “0” Output
State_S12:
10 bit output with “0” ending after TxEnable termination
S01a
S11
Reset
TxEWait
S01b
S00
NTXENIN = 0
NTXENIN = 1
TxStart
S12
NTXIND = 000
Reset Data “1”
output 11
Function Outline
After Reset, stand by with TxEWAIT, enter TxStart by NTXENIN = 0 and start output of NTXENOUT
= 0. Then, enter S11 by NTXIND = 000 and start output of data from CMI code symbol 11. (The
ARCNET Message header is NTXIND = 00001111).
When NTXENIN = 1 is detected, supplementary output of 10 bit “0” data (symbol 01) is carried out,
and then terminated.
Revision 0.2 (10-23-08)
Page 106
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
A-5 CMIRX Block
State Machine
State_Reset:
Reset Status
State_Wait10: Detect line status 1 Æ 0
State_Wait01: Detect line status 0 Æ 1
State_RxStart: Detect symbol 01100110, start Data reception
State_S11:
Received Data “1” symbol 11
State_S00:
Received Data “1” symbol 00
State_S01a:
Received Data “0” symbol 01
State_S01b:
Received Data “0” symbol 01
Reset
Wait10
RxStart
S01a
S11
Wait01
S01b
S00
Wait10
Function Outline
SMSC TMC2074
After waiting for symbol transition 11Æ00 in Wait10, wait for symbol transition 00Æ11 in wait 01.
Then finish without receiving instable action from the network after dataflow termination. Then in
RxStart, start reception after detecting an Alert pattern from the message header.
After receiving “0” data in S01 in 10 consecutive bits, then terminate reception and return to Wait 10.
Page 107
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
A-6 Details Regarding Reception
Reception Data Analysis
Reception data is sampled one bit at a time by an 8 CLK analysis function, and is entered into the SHIFTD
32-bit Shift register. Normally, this is a data bit 1 process in Shift register bit 8. Because jitter is contained
in the actual reception data, synchronization is achieved.
Starting Reception
Reception data is set in accordance with the ARCNET Controller: Various messages start with a bit “1”
sequence (ALERT), and no data exists on the line prior to the first bit “1”. Because the output of the
reception comparator in non-dataflow (Non-Driving period) within a message is unstable, those changes
are warded off in Wait 10 and Wait 01. Afterwards, reception is started when the Alert starting pattern is
detected. Because the first bit “1” in Alert Reception is set, the start symbol is 01100110 and 1 Æ 0 is the
RxStart point.
Wait10
Wait01
0101010101010101010111111111111111111111 1100000000 0011100110011001100011101
Ending “0”
Period of Non-Driving
Alert Pattern
RxStart
Figure 19 - Example of Unstable Comparator Output
Recovery
If the Symbol is 11 or 00, data is “1”, and if the Symbol is 01, data is “0”. This output is sequencer output,
and reflects the sequencer state. Data length is set to a standard of 8 CLK, but this can be expanded or
contracted by ± 2 CLK for synchronization purposes.
Error Correction
If symbols not occurring in the CMI transition diagram are received, they will be read as the nearest
matching symbol. For example, if symbol 10 not present in the CMI is received, it is read as either symbol
11 or symbol 00, which will trigger an error. If Symbol 11 were received immediately before, it will be
corrected to 00, because 11 cannot be repeated in the sequence. Conversely, if 00 is received immediately
before, it is corrected to 11. However, if a repeated sequence of 11 is received immediately after receiving
symbol 11, or if a repeated sequence of 00 is received immediately after symbol 00, it is corrected to 01.
Ending
In ACRNET, a “0” ending is attached in final bit 9 of message transmissions. The ARCNET “0” is nondataflow 0 and has no function. However, in the CMI, this “0” is active data, flowed as “0” in symbol 01.
Due to this, the “0” ending expected by the ARCNET controller is transmitted as CMI code. However,
because the CMI code bit “0” is displayed in symbol 01, what follows the final bit “0” retains the same state
and the symbol becomes “0111111....”. It is then read at the receiving end as bit “010*0*...” (0* is the result
of misreading 11 as a 01). This is to say that the noise immediately after the bit 9 ending “0” becomes bit 1
reception. Since the ARCNET Controller is immediately after reception termination, this noise has no
effect. There are two countermeasures available:
Revision 0.2 (10-23-08)
Page 108
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Measure 1
The transmitting end transmits “0” as a bit 10 ending. If the receiving end receives a 10-bit “0” sequence, it
ends reception and enters an Alert pattern.
Measure 2
A restriction is set to read Symbol 01111111 not as bit “0100” but as “0000”. This works by automatically
transitioning to S11 subsequent symbols that are 0 when symbol 11 is detected in S01b state. However, if
they remain as 1, they stay in the S01b and are read as bit “0”. On the other hand, as a countermeasure
against silent nodes like the ARCNET not actively data flowing symbol “01” during “0” ending, when
reception data is fixed at either 0 or 1, they are not read as bit “1” but as bit “0”. Due to this, measures are
taken even if there is a node with temporary non-dataflow “0” ending output. Due to the highest
consecutive value after a single symbol in the CMI being 3 symbols, fixed symbol 0 or 1 sequence is
separated from normal CMI code and can be read as non-dataflow bit “0”.
SMSC TMC2074
Page 109
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Appendix B Crystal Oscillator Circuit
Internal of LSI
X1
Internal clock
X2
MCKIN
VDD
R fb
R and C values as an example
F = 10M to 40MHz
R out
(In case of fundamental oscillation)
C in
NOTE:
C out
SYMBOL
VALUE
Rfb
Rout
Cin
Cout
51K ohm
51 ohm
22pF
22pF
Above R, C values may not be correct for a crystal you select. You may have to determine the correct
values. If you use an overtone type crystal, follow the manufacturer’s recommendations for connection
details.
Revision 0.2 (10-23-08)
Page 110
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Appendix C Diagram of Package External Measurement
D
E
E1
Ze
D1
N
1
www
M
A1
A2
e
A
W
Zd
ccc
R1
R2
T
H
0.25mm
L
L1
Figure 20 - TMC2074 128 Pin Package Outline
Table 8 - TMC2074 128 Pin Package Parameters
SYMBOL
A
A1
A2
D
D1
E
E1
H
L
L1
e
T
W
www
R1
R2
ccc
N
ITEMS
Overall Package Height
Standoff
Body Thickness
X Span
X body Size
Y Span
Y body Size
Lead Frame Thickness
Lead Foot Length
Lead Length
Lead Pitch
Lead Foot Angle
Lead Width
Lead position Tolerance
Lead Shoulder Radius
Lead Foot Radius
Coplanarity
Pin count
MIN
0.05
0.95
15.8
13.8
15.8
13.8
0.09
0.45
0o
0.13
-0.035
0.08
0.08
-
TYP
0.6
1.0
0.4 Basic
0.18
128
MAX
1.2
0.15
1.05
16.2
14.2
16.2
14.2
0.2
0.75
7o
0.23
0.035
0.2
0.08
NOTES:
1) Controlling Unit: millimeter.
2) Package body dimensions D1 and E1 do not include the mold protrusion. Maximum mold protrusion is 0.25 mm.
SMSC TMC2074
Page 111
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Appendix D Marking Specifications
TMC2074- XX
Weekly_Code- Lot_Code1
Lot_Code2
e2
1
Revision 0.2 (10-23-08)
Page 112
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
Appendix E Electrical Characteristics
Maximum Rated Values(Vss=0V)
ITEM
Power Supply Voltage
Input Voltage (X1 pin)
Input Voltage (Except X1 pin)
Output Voltage
Input Current
Storage Temperature
SYMBOL
Vdd
Vin
Vout
Iin
Tstg
VALUES
-0.3 to +5.0
-0.3 to Vdd+0.3
-0.3 to +7.0
-0.3 to Vdd+0.3
±10
-55 to +125
UNIT
V
V
V
V
mA
VALUE
3.0 to 3.6
0 to +70
-0.3 to +5.5
0 to 5
10 to 40
±100
UNIT
V
o
C
V
nS/V
MHz
ppm
o
C
Conditions of Standard Function (Vss=0V)
ITEM
Power Supply Voltage
Operating Temperature
Input Voltage (Except X1 pin) *1
Input rising/falling time *2
Input Clock Frequency
Input Clock Frequency Tolerance
SYMBOL
Vdd
Ta
Vin
dt/dV
fX1
dfX1
*1: Apply to 3-state output pins when hi-impedance(Hi-Z) state.
*2: Apply to nCS,nWR,nRD,ALE,nPISTR,RXIN,RXIN2,MCKIN pins.
SMSC TMC2074
Page 113
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
DC Characteristics
SYMBOL
VIH *
VIL *
IIH
IIL
ITEM
CONDITION
High Level Input Voltage
0.8
High Level Input Current
Vin = Vdd
Low Level Input Current
-10
10
-10
10
-200
10
Vout = Vdd
-10
10
or Vss
-200
10
Vin = Vss
Output Off Leak Current
Schmitt Trigger Hysteresis Voltage
VOH *
High Level
Output
Voltage
VOL *
Low Level
Output
Voltage
IDD
MAX
4 mA Buffer
4 mA Buffer
0.5
IOH = -4mA
2.4
IOH = -1mA
Vdd-0.5
UNIT
V
Low Level Input Voltage
Pull-up Attached
VH
TYP
2.0
Pull-up Attached
IOZ
MIN
V
μA
μA
μA
V
V
IOL = 4mA
0.4
V
Operating Current (All outputs open)
fX1 = 20MHz
25mA
fX1 = 40MHz
40mA
mA
* Except X1 and X2 pins
Revision 0.2 (10-23-08)
Page 114
DATASHEET
SMSC TMC2074
Dual Mode CircLink™ Controller
Datasheet
AC Characteristics
2.0V
Input Signal
0.8V
2.0V
Output
Signal
1.4V
0.8V
Figure 21 - Timing Measurement Points
NOTE:
Detailed AC-Timing Specifications are provided in another document.
SMSC TMC2074
Page 115
DATASHEET
Revision 0.2 (10-23-08)
Dual Mode CircLink™ Controller
Datasheet
Appendix F Appendix F: CircLink Controller Product
Comparative Table
ITEMS
Ci r cLi nk
TMC2074
TMC2072
TMC2084
* Common
Power supply voltage
Temperature range
Package
Max. Data Rate
3.3V +/-0.3V
3.3V +/-0.3V
3.3V +/-0.3V
5V tolerant I/O
5V tolerant I/O
5V tolerant I/O
0 to +70C
0 to +70C
0 to +70C
TQFP-100pin
14x14x1.4mm Body
0.5mm Pitch
VTQFP-128pin
14x14x1.0mm Body
0.4mm Pitch
TQFP-48pin
7x7x1.4mm Body
0.5mm Pitch
5Mbps
5Mbps
5Mbps
HUB function
External 2 ports
External 2 ports
none
Transmission code
CMI / RZ code
CMI / RZ code
CMI / RZ code
Pin setting
Pin setting
Active-High Only
Pin / Bit setting
Pin / Bit setting
Shared Pins
TXEN polarity setting
NodeID, MaxID, PageSize setting
Data Rate Prescaler setting
Pin / Bit setting
Page-Size
32/64/128/256 bytes
Max. Node count
31/15/ 7/ 3 nodes
Operation Mode
Pin / Bit setting
32/64/128/256 bytes
31/15/ 7/ 3 nodes
none
64/128 bytes
15/ 7 nodes
Peripheral mode Only
Peripheral/Standalone mode
Standalone mode Only
1K bytes
1K bytes
-
8/16bit
8/16bit
-
* Peripheral Mode (With CPU mode)
Internal RAM size
Data Bus width
Support CPU
New Flag for Warrning Timer
General Poupose-I/O
Bus Type: MUX/Non-MUX
Bus Type: MUX/Non-MUX
-
none
none
-
8bit
8bit
-
CPU Type: nRD&nWR/DIR&nDS CPU Type: nRD&nWR/DIR&nDS
* Standalone Mode (CPU Less mode)
Number of I/O Port
IN : 16
OUT : 16
-
IN : 0/ 8/16
OUT : 32/24/16
Verious Setting by
-
Pins
Shared Pins and a Packet
Tx Trigger
-
7 kinds
10 kinds
Receive Broadcast
-
No
Yes
Send Status
-
No
Yes
Anti-Chatter Sampling Freq.
-
2.44KHz
1.22KHz/19.1Hz
Revision 0.2 (10-23-08)
Page 116
DATASHEET
SMSC TMC2074
