AD7190BRUZ

4.8 kHz Ultralow Noise 24-Bit Sigma-Delta ADC with PGA AD7190 FEATURES RMS noise: 8.5 nV @ 4.7 Hz (gain = 128) 16 noise free bits @ 2.4 kHz (gain = 128) Up to 22.5 noise free bits (gain = 1) Offset drift: 5 nV/°C Gain drift: 1 ppm/°C Specified drift over time 2 differential/4 pseudo differential input channels Automatic channel sequencer Programmable gain (1 to 128) Output data rate: 4.7 Hz to 4.8 kHz Internal or external clock Simultaneous 50 Hz/60 Hz rejection 4 general-purpose digital outputs Power supply AVDD: 4.75 V to 5.25 V DVDD: 2.7 V to 5.25 V Current: 6 mA Temperature range: –40°C to +105°C Interface 3-wire serial SPI, QSPI™, MICROWIRE™, and DSP compatible Schmitt trigger on SCLK Chromatography PLC/DCS analog input modules Data acquisition Medical and scientific instrumentation GENERAL DESCRIPTION The AD7190 is a low noise, complete analog front end for high precision measurement applications. It contains a low noise, 24-bit sigma-delta (∑-Δ) analog to digital converter (ADC). The on-chip low noise gain stage means that signals of small amplitude can be interfaced directly to the ADC. The device can be configured to have two differential inputs or four pseudo differential inputs. The on-chip channel sequencer allows several channels to be enabled, and the AD7190 sequentially converts on each enabled channel. This simplifies communication with the part. The on-chip 4.92 MHz clock can be used as the clock source to the ADC or, alternatively, an external clock or crystal can be used. The output data rate from the part can be varied from 4.7 Hz to 4.8 kHz. The device has two digital filter options. The choice of filter affects the rms noise/noise-free resolution at the programmed output data rate, the settling time, and the 50 Hz/60 Hz rejection. For applications that require all conversions to be settled, the AD7190 includes a zero latency feature. The part operates with 5 V analog power supply and a digital power supply from 2.7 V to 5.25 V. It consumes a current of 6 mA. It is housed in a 24-lead TSSOP package. APPLICATIONS Weigh scales Strain gauge transducers Pressure measurement Temperature measurement AGND AVDD FUNCTIONAL BLOCK DIAGRAM DVDD DGND REFIN1(+) REFIN1(–) REFERENCE DETECT AD7190 AIN1 AIN2 AIN3 AIN4 AINCOM MUX PGA Σ-Δ ADC SERIAL INTERFACE AND CONTROL LOGIC DOUT/RDY DIN SCLK CS SYNC TEMP SENSOR BPDSW CLOCK CIRCUITRY P3 P2 MCLK1 MCLK2 P0/REFIN2(–) P1/REFIN2(+) Figure 1. Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved. 07640-001 AGND AD7190 TABLE OF CONTENTS Features .............................................................................................. 1  Applications ....................................................................................... 1  General Description ......................................................................... 1  Functional Block Diagram .............................................................. 1  Revision History ............................................................................... 2  Specifications..................................................................................... 3  Timing Characteristics ................................................................ 7  Circuit and Timing Diagrams..................................................... 7  Absolute Maximum Ratings............................................................ 9  Thermal Resistance ...................................................................... 9  ESD Caution .................................................................................. 9  Pin Configuration and Function Descriptions ........................... 10  Typical Performance Characteristics ........................................... 12  RMS Noise and Resolution............................................................ 15  Sinc Chop Disabled ................................................................... 15  4 3 4 3 Full-Scale Register ...................................................................... 25  ADC Circuit Information.............................................................. 26  Overview ..................................................................................... 26  Filter, Output Data Rate, Settling Time ................................... 26  Digital Interface .......................................................................... 29  Circuit Description......................................................................... 33  Analog Input Channel ............................................................... 33  PGA .............................................................................................. 33  Bipolar/Unipolar Configuration .............................................. 33  Data Output Coding .................................................................. 33  Clock ............................................................................................ 33  Burnout Currents ....................................................................... 34  Reference ..................................................................................... 34  Reference Detect ......................................................................... 34  Reset ............................................................................................. 34  System Synchronization ............................................................ 35  Temperature Sensor ................................................................... 35  Bridge Power-Down Switch ...................................................... 35  Logic Outputs ............................................................................. 35  Enable Parity ............................................................................... 35  Calibration................................................................................... 36  Grounding and Layout .............................................................. 36  Applications Information .............................................................. 38  Weigh Scales ................................................................................ 38  Outline Dimensions ....................................................................... 39  Ordering Guide .......................................................................... 39  Sinc Chop Disabled ................................................................... 16  Sinc Chop Enabled .................................................................... 17  Sinc Chop Enabled .................................................................... 18  On-Chip Registers .......................................................................... 19  Communications Register ......................................................... 19  Status Register ............................................................................. 20  Mode Register ............................................................................. 20  Configuration Register .............................................................. 22  Data Register ............................................................................... 24  GPOCON Register ..................................................................... 24  Offset Register ............................................................................. 25  REVISION HISTORY 10/08—Revision 0—Initial Version Rev. 0 | Page 2 of 40 AD7190 SPECIFICATIONS AVDD = 4.75 V to 5.25 V; DVDD = 2.7 V to 5.25 V; GND = 0 V; REFIN1(+) = AVDD ; REFIN1(−) = GND; MCLK = 4.92 MHz; all specifications TMIN to TMAX, unless otherwise noted. Table 1. Parameter ADC Output Data Rate No Missing Codes 2 Resolution RMS Noise and Output Data Rates Integral Nonlinearity Offset Error 3 Offset Error Drift vs. Temperature AD7190B 4.7 to 4800 1.17 to 1200 24 24 See the RMS Noise and Resolution section See the RMS Noise and Resolution section ±5 ±15 ±75/gain ±0.5 ±100/gain ±5 ±5 25 ±0.005 ±0.0075 ±1 10 95 95 100 110 120 120 Unit Hz nom Hz nom Bits min Bits min Test Conditions/Comments 1 Chop disabled. Chop enabled. FS > 1, sinc4 filter. FS > 4, sinc3 filter. Offset Error Drift vs. Time Gain Error3, 4 Gain Drift vs. Temperature Gain Drift vs. Time Power Supply Rejection Common-Mode Rejection @ DC @ 50 Hz, 60 Hz2 @ 50 Hz, 60 Hz2 Normal Mode Rejection2 Sinc4 Filter Internal Clock @ 50 Hz, 60 Hz ppm of FSR max ppm of FSR max μV typ μV typ nV/°C typ nV/°C typ nV/°C typ nV/1000 hours typ % max % typ ppm/°C typ ppm/1000 hours typ dB typ dB min dB min dB min dB min dB min ±1 ppm typical, gain = 1. ±5 ppm typical, gain > 1. Chop disabled. Chop enabled. Gain = 1 to 16. chop disabled. Gain = 32 to 128. chop disabled. Chop enabled. Gain ≥ 32 ±0.001 % typical, gain = 1, AVDD = 5 V. Gain > 1, post internal-calibration. Gain = 1. Gain = 1, VIN = 1 V. Gain > 1, VIN = 1 V/gain. 110 dB typical. Gain = 1, VIN = 1 V2 Gain > 1, VIN = 1 V/gain. 10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz. 50 ± 1 Hz (50 Hz output data rate), 60 ± 1 Hz (60 Hz output data rate). 100 74 96 97 dB min dB min dB min dB min @ 50 Hz @ 60 Hz 10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, REJ60 5 = 1, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, 50 ± 1 Hz. 60 Hz output data rate, 60 ± 1 Hz. Rev. 0 | Page 3 of 40 AD7190 Parameter External Clock @ 50 Hz, 60 Hz AD7190B 120 82 120 120 Unit dB min dB min dB min dB min Test Conditions/Comments 1 10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, REJ605 = 1, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, 50 ± 1 Hz. 60 Hz output data rate, 60 ± 1 Hz. @ 50 Hz @ 60 Hz Sinc3 Filter Internal Clock @ 50 Hz, 60 Hz 75 60 72 72 100 67 100 100 ±VREF/gain ±(AVDD – 1.25 V)/gain dB min dB min dB min dB min dB min dB min dB min dB min V nom V min/max V min V max V min V max @ 50 Hz @ 60 Hz External Clock @ 50 Hz, 60 Hz 10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, REJ605 = 1, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, 50 ± 1 Hz. 60 Hz output data rate, 60 ± 1 Hz. 10 Hz output data rate, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, REJ605 = 1, 50 ± 1 Hz, 60 ± 1 Hz. 50 Hz output data rate, 50 ± 1 Hz. 60 Hz output data rate, 60 ± 1 Hz. VREF = REFINx(+) − REFINx(−), gain = 1 to 128. gain > 1. @ 50 Hz @ 60 Hz ANALOG INPUTS Differential Input Voltage Ranges Absolute AIN Voltage Limits2 Unbuffered Mode Buffered Mode Analog Input Current Buffered Mode Input Current2 Input Current Drift Unbuffered Mode Input Current GND − 50 mV AVDD + 50 mV GND + 250 mV AVDD − 250 mV ±2 ±3 ±5 ±5 ±1 ±0.05 ±1.6 AVDD 1 AVDD GND – 50 mV AVDD + 50 mV 7 ±0.03 1.3 nA max nA max pA/°C typ μA/V typ μA/V typ nA/V/°C typ nA/V/°C typ V nom V min V max V min V max μA/V typ nA/V/°C typ nA/V/°C typ Gain = 1. Gain > 1. Input Current Drift REFERENCE INPUT REFIN Voltage Reference Voltage Range2 Gain = 1, input current varies with input voltage. Gain > 1. External clock. Internal clock. REFIN = REFINx(+) − REFINx(−). The differential input must be limited to ± (AVDD – 1.25 V)/gain when gain > 1. Absolute REFIN Voltage Limits2 Average Reference Input Current Average Reference Input Current Drift External clock. Internal clock. Rev. 0 | Page 4 of 40 AD7190 Parameter Normal Mode Rejection2 Common-Mode Rejection Reference Detect Levels TEMPERATURE SENSOR Accuracy Sensitivity BRIDGE POWER-DOWN SWITCH RON Allowable Current2 BURNOUT CURRENTS AIN Current DIGITAL OUTPUTS (P0 to P3) Output High Voltage, VOH2 Output Low Voltage, VOL2 Floating-State Leakage Current Floating-State Output Capacitance INTERNAL/EXTERNAL CLOCK Internal Clock Frequency Duty Cycle External Clock/Crystal2 Frequency Input Low Voltage, VINL Input High Voltage, VINH Input Current LOGIC INPUTS Input High Voltage, VINH2 Input Low Voltage, VINL2 Hysteresis2 Input Currents LOGIC OUTPUT (DOUT/RDY) Output High Voltage, VOH2 Output Low Voltage, VOL2 Output High Voltage, VOH2 Output Low Voltage, VOL2 Floating-State Leakage Current Floating-State Output Capacitance Data Output Coding SYSTEM CALIBRATION2 Full-Scale Calibration Limit Zero-Scale Calibration Limit Input Span AD7190B Same as for analog inputs 100 0.3 0.6 ±2 2815 10 30 500 Unit dB typ V min V max °C typ Codes/°C typ Ω max mA max nA nom Applies after user calibration at one temperature. Bipolar mode. Test Conditions/Comments 1 Continuous current. Analog inputs must be buffered and chop disabled. AVDD = 5V, ISOURCE = 200 μA. AVDD = 5V, ISINK = 800 μA. 4 0.4 ±100 10 V min V max nA max pF typ 4.92 ± 4% 50:50 4.9152 2.4576/5.12 0.8 0.4 2.5 3.5 ±10 2 0.8 0.1/0.25 ±10 DVDD − 0.6 0.4 4 0.4 ±10 10 Offset binary 1.05 × FS −1.05 × FS 0.8 × FS 2.1 × FS MHz min/max % typ MHz nom MHz min/max V max V max V min V min μA max V min V max V min/V max μA max V min V max V min V max μA max pF typ DVDD = 3 V, ISOURCE = 100 μA. DVDD = 3 V, ISINK = 100 μA. DVDD = 5 V, ISOURCE = 200 μA. DVDD = 5 V, ISINK = 1.6 mA. DVDD = 5 V. DVDD = 3 V. DVDD = 3 V. DVDD = 5 V. V max V min V min V max Rev. 0 | Page 5 of 40 AD7190 Parameter POWER REQUIREMENTS 6 Power Supply Voltage AVDD − AGND DVDD − DGND Power Supply Currents AIDD Current AD7190B Unit Test Conditions/Comments 1 4.75/5.25 2.7/5.25 1 1.3 4.5 4.75 6.2 6.75 0.4 0.6 1.5 2 V min/max V min/max mA max mA max mA max mA max mA max mA max mA max mA max mA typ μA max 0.85 mA typical, gain = 1, buffer off. 1.1 mA typical, gain = 1, buffer on. 3.5 mA typical, gain = 8, buffer off. 4 mA typical, gain = 8, buffer on. 5 mA typical, gain = 16 to 128, buffer off. 5.5 mA typical, gain = 16 to 128, buffer on. 0.35 mA typical, DVDD = 3 V. 0.5 mA typical, DVDD = 5 V. External crystal used. DIDD Current IDD (Power-Down Mode) 1 2 Temperature range: −40°C to +105°C. Specification is not production tested but is supported by characterization data at initial product release. 3 Following a system or internal zero-scale calibration, the offset error is in the order of the noise for the programmed gain and output data rate selected. A system fullscale calibration reduces the gain error to the order of the noise for the programmed gain and output data rate. 4 Full-scale error applies to both positive and negative full scale and applies at the factory calibration conditions (AVDD = 5 V, gain = 1, TA = 25°C). 5 REJ60 is a bit in the mode register. When the output data rate is set to 50 Hz, setting REJ60 to 1 places a notch at 60 Hz, allowing simultaneous 50 Hz/60 Hz rejection. 6 Digital inputs equal to DVDD or GND. Rev. 0 | Page 6 of 40 AD7190 TIMING CHARACTERISTICS AVDD = 4.75 V to 5.25 V; DVDD = 2.7 V to 5.25 V; GND = 0 V, Input Logic 0 = 0 V, Input Logic 1 = DVDD, unless otherwise noted. Table 2. Parameter t3 t4 READ OPERATION t1 Limit at TMIN, TMAX (B Version) 100 100 0 60 80 0 60 80 10 80 0 10 0 30 25 0 Unit ns min ns min ns min ns max ns max ns min ns max ns max ns min ns max ns min ns min ns min ns min ns min ns min Conditions/Comments 1, 2 SCLK high pulse width SCLK low pulse width CS falling edge to DOUT/RDY active time DVDD = 4.75 V to 5.25 V DVDD = 2.7 V to 3.6 V SCLK active edge to data valid delay 4 DVDD = 4.75 V to 5.25 V DVDD = 2.7 V to 3.6 V Bus relinquish time after CS inactive edge SCLK inactive edge to CS inactive edge SCLK inactive edge to DOUT/RDY high CS falling edge to SCLK active edge setup time4 Data valid to SCLK edge setup time Data valid to SCLK edge hold time CS rising edge to SCLK edge hold time t2 3 t5 5, 6 t6 t7 WRITE OPERATION t8 t9 t10 t11 1 2 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of DVDD) and timed from a voltage level of 1.6 V. See Figure 3 and Figure 4. 3 These numbers are measured with the load circuit shown in Figure 2 and defined as the time required for the output to cross the VOL or VOH limits. 4 The SCLK active edge is the falling edge of SCLK. 5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit shown in Figure 2. The measured number is then extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing characteristics are the true bus relinquish times of the part and, as such, are independent of external bus loading capacitances. 6 RDY returns high after a read of the data register. In single conversion mode and continuous conversion mode, the same data can be read again, if required, while RDY is high, although care should be taken to ensure that subsequent reads do not occur close to the next output update. If the continuous read feature is enabled, the digital word can be read only once. CIRCUIT AND TIMING DIAGRAMS ISINK (1.6mA WITH DVDD = 5V, 100µA WITH DVDD = 3V) TO OUTPUT PIN 50pF ISOURCE (200µA WITH DVDD = 5V, 100µA WITH DVDD = 3V) 07640-002 1.6V Figure 2. Load Circuit for Timing Characterization Rev. 0 | Page 7 of 40 AD7190 CS (I) t1 DOUT/RDY (O) MSB LSB t6 t5 t2 t3 SCLK (I) t7 t4 I = INPUT, O = OUTPUT Figure 3. Read Cycle Timing Diagram CS (I) t8 SCLK (I) t11 t9 t10 DIN (I) MSB I = INPUT, O = OUTPUT LSB 07640-004 Figure 4. Write Cycle Timing Diagram Rev. 0 | Page 8 of 40 07640-003 AD7190 ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. Table 3. Parameter AVDD to GND DVDD to GND Analog Input Voltage to GND Reference Input Voltage to GND Digital Input Voltage to GND Digital Output Voltage to GND AIN/Digital Input Current Operating Temperature Range Storage Temperature Range Maximum Junction Temperature Lead Temperature, Soldering Vapor Phase (60 sec) Infrared (15 sec) Rating −0.3 V to +6.5 V −0.3 V to +6.5 V −0.3 V to AVDD + 0.3 V −0.3 V to AVDD + 0.3 V −0.3 V to DVDD + 0.3 V −0.3 V to DVDD + 0.3 V 10 mA −40°C to +105°C −65°C to +150°C 150°C 215°C 220°C THERMAL RESISTANCE θJA is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages. Table 4. Thermal Resistance Package Type 24-Lead TSSOP θJA 97.9 θJC 14 Unit °C/W ESD CAUTION Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Rev. 0 | Page 9 of 40 AD7190 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS MCLK1 1 MCLK2 2 SCLK 3 CS 4 P3 5 P2 6 P1/REFIN2(+) 7 P0/REFIN2(–) 8 NC 9 AINCOM 10 AIN1 11 AIN2 12 24 23 22 DIN DOUT/RDY SYNC DVDD AVDD DGND AGND BPDSW REFIN1(–) REFIN1(+) AIN4 07640-005 AD7190 TOP VIEW (Not to Scale) 21 20 19 18 17 16 15 14 13 AIN3 NC = NO CONNECT Figure 5. Pin Configuration Table 5. Pin Function Descriptions Pin No. 1 2 Mnemonic MCLK1 MCLK2 Description When the master clock for the device is provided externally by a crystal, the crystal is connected between MCLK1 and MCLK2. Master Clock Signal for the Device. The AD7190 has an internal 4.92 MHz clock. This internal clock can be made available on the MCLK2 pin. The clock for the AD7190 can be provided externally also in the form of a crystal or external clock. A crystal can be tied across the MCLK1 and MCLK2 pins. Alternatively, the MCLK2 pin can be driven with a CMOS-compatible clock and the MCLK1 pin left unconnected. Serial Clock Input. This serial clock input is for data transfers to and from the ADC. The SCLK has a Schmitttriggered input, making the interface suitable for opto-isolated applications. The serial clock can be continuous with all data transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with the information transmitted to or from the ADC in smaller batches of data. Chip Select Input. This is an active low logic input used to select the ADC. CS can be used to select the ADC in systems with more than one device on the serial bus or as a frame synchronization signal in communicating with the device. CS can be hardwired low, allowing the ADC to operate in 3-wire mode with SCLK, DIN, and DOUT used to interface with the device. Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and AGND. Digital Output Pin. This pin can function as a general-purpose output bit referenced between AVDD and AGND. Digital Output Pin/Positive Reference Input. This pin functions as a general-purpose output bit referenced between AVDD and AGND. When REFSEL = 1, this pin functions as REFIN2(+). An external reference can be applied between REFIN2(+) and REFIN2(−). REFIN2(+) can lie anywhere between AVDD and GND + 1 V. The nominal reference voltage, (REFIN2(+) − REFIN2(−)), is AVDD, but the part functions with a reference from 1 V to AVDD. Digital Output Pin/Negative Reference Input. This pin functions as a general-purpose output bit referenced between AVDD and AGND. When REFSEL = 1, this pin functions as REFIN2(−). This reference input can lie anywhere between GND and AVDD − 1 V. No Connect. This pin should be tied to AGND. Analog Input AIN1 to Analog Input AIN4 are referenced to this input when configured for pseudo differential operation. Analog Input. It can be configured as the positive input of a fully differential input pair when used with AIN2 or as a pseudo differential input when used with AINCOM. Analog Input. It can be configured as the negative input of a fully differential input pair when used with AIN1 or as a pseudo differential input when used with AINCOM. 3 SCLK 4 CS 5 6 7 P3 P2 P1/REFIN2(+) 8 P0/REFIN2(−) 9 10 11 12 NC AINCOM AIN1 AIN2 Rev. 0 | Page 10 of 40 AD7190 Pin No. 13 14 15 Mnemonic AIN3 AIN4 REFIN1(+) Description Analog Input. It can be configured as the positive input of a fully differential input pair when used with AIN4 or as a pseudo differential input when used with AINCOM. Analog Input. It can be configured as the negative input of a fully differential input pair when used with AIN3 or as a pseudo differential input when used with AINCOM. Positive Reference Input. An external reference can be applied between REFIN1(+) and REFIN1(−). REFIN1(+) can lie anywhere between AVDD and GND + 1 V. The nominal reference voltage, (REFIN1(+) − REFIN1(−)), is AVDD, but the part functions with a reference from 1 V to AVDD. Negative Reference Input. This reference input can lie anywhere between GND and AVDD − 1 V. Bridge Power-Down Switch to AGND. Analog Ground Reference Point. Digital Ground Reference Point. Analog Supply Voltage, 4.75 V to 5.25 V. AVDD is independent of DVDD. Digital Supply Voltage, 2.7 V to 5.25 V. DVDD is independent of AVDD. Logic input that allows for synchronization of the digital filters and analog modulators when using multiple AD7190 devices. While SYNC is low, the nodes of the digital filter, the filter control logic, and the calibration control logic are reset, and the analog modulator is held in its reset state. SYNC does not affect the digital interface but does reset RDY to a high state if it is low. SYNC has a pull-up resistor internally to DVDD. Serial Data Output/Data Ready Output. DOUT/RDYserves a dual purpose. It functions as a serial data output pin to access the output shift register of the ADC. The output shift register can contain data from any of the on-chip data or control registers. In addition, DOUT/RDY operates as a data ready pin, going low to indicate the completion of a conversion. If the data is not read after the conversion, the pin goes high before the next update occurs. The DOUT/RDY falling edge can be used as an interrupt to a processor, indicating that valid data is available. With an external serial clock, the data can be read using the DOUT/RDY pin. With CS low, the data/control word information is placed on the DOUT/RDY pin on the SCLK falling edge and is valid on the SCLK rising edge. Serial Data Input to the Input Shift Register on the ADC. Data in this shift register is transferred to the control registers in the ADC, with the register selection bits of the communications register identifying the appropriate register. 16 17 18 19 20 21 22 REFIN1(−) BPDSW AGND DGND AVDD DVDD SYNC 23 DOUT/RDY 24 DIN Rev. 0 | Page 11 of 40 AD7190 TYPICAL PERFORMANCE CHARACTERISTICS 8,388,760 8,388,758 8,388,756 8,388,754 8,388,752 8,388,750 8,388,748 8,388,746 07640-106 8,388,950 8,388,900 8,388,850 8,388,800 8,388,750 CODE CODE 8,388,700 8,388,650 8,388,600 8,388,550 8,388,500 0 200 400 SAMPLE 600 800 1000 0 100 200 300 400 500 600 700 800 900 1000 SAMPLES Figure 6. Noise (VREF = 5 V, Output Data Rate = 4.7 Hz, Gain = 128, Chop Disabled, Sinc4 Filter) 250 Figure 8. Noise (VREF = 5 V, Output Data Rate = 4800 Hz, Gain = 128, Chop Disabled, Sinc4 Filter) 30 200 25 20 FREQUENCY 150 FREQUENCY 15 100 10 50 5 0 8,388,746 8,388,748 8,388,750 8,388,752 8,388,754 8,388,756 8,388,758 8,388,760 0 8,388,490 8,388,576 8,388,662 8,388,748 8,388,834 8,388,920 07640-107 CODE CODE Figure 7. Noise Distribution Histogram (VREF = 5 V, Output Data Rate = 4.7 Hz, Gain = 128, Chop Disabled, Sinc4 Filter) Figure 9. Noise Distribution Histogram (VREF = 5 V, Output Data Rate = 4800 Hz, Gain = 128, Chop Disabled, Sinc4 Filter) Rev. 0 | Page 12 of 40 07640-109 07640-108 8,388,450 AD7190 8,388,820 8,388,800 8,388,780 8,388,760 8,388,740 CODE INL (ppm of FSR) 07640-110 3.0 2.0 1.0 8,388,720 8,388,700 8,388,680 8,388,660 8,388,640 0 100 200 300 400 500 600 700 800 900 1000 0 –1.0 –2.0 –2.0 –1.5 –1.0 –0.5 0 VIN (V) 0.5 1.0 1.5 2.0 2.5 SAMPLES Figure 10. Noise (VREF = 5 V, Output Data Rate = 4800 Hz, Gain = 1, Chop Disabled, Sinc4 Filter) 80 70 60 FREQUENCY Figure 12. INL (Gain = 1) 6 4 50 40 30 20 10 0 8,388,620 8,388,660 8,388,700 8,388,740 8,388,780 8,388,820 INL (ppm of FSR) 2 0 –2 –4 0 VIN (V) 0.005 0.010 0.015 0.020 CODE Figure 11. Noise Distribution Histogram (VREF = 5 V, Output Data Rate = 4800 Hz, Gain = 1, Chop Disabled, Sinc4 Filter) 07640-111 Figure 13. INL (Gain = 128) Rev. 0 | Page 13 of 40 07640-113 –6 –0.020 –0.015 –0.010 –0.005 07640-112 8,388,620 –3.0 –2.5 AD7190 66 1.000008 1.000007 1.000006 64 OUTPUT VOLTAGE (µV) 62 GAIN 1.000005 1.000004 1.000003 1.000002 60 58 56 1.000001 1.000000 –60 –40 –20 0 20 40 60 80 100 120 140 –40 –20 0 20 40 60 80 100 120 TEMPERATURE (°C) TEMPERATURE (°C) Figure 14. Offset Error (Gain = 1, Chop Disabled) Figure 16. Gain Error (Gain = 1, Chop Disabled) 0 –0.1 –0.2 OFFSET (µV) 128.003 128.002 128.001 128.000 127.999 127.998 127.997 127.996 –60 –0.4 –0.5 –0.6 –0.7 –60 07640-115 GAIN –0.3 –40 –20 0 20 40 60 80 100 120 –40 –20 0 20 40 60 80 100 120 TEMERATURE (°C) TEMPERATURE (°C) Figure 15. Offset Error (Gain = 128, Chop Disabled) Figure 17. Gain Error (Gain = 128, Chop Disabled) Rev. 0 | Page 14 of 40 07640-117 07640-116 07640-114 54 –60 AD7190 RMS NOISE AND RESOLUTION The AD7190 has a choice of two filter types: sinc4 and sinc3. In addition, the AD7190 can be operated with chop enabled or chop disabled. The following tables show the rms noise of the AD7190 for some of the output data rates and gain settings with chop disabled and enabled for the sinc4 and sinc3 filters. The numbers given are for the bipolar input range with the external 5 V reference. These numbers are typical and are generated with a differential input voltage of 0 V when the ADC is continuously converting on a single channel. The effective resolution is also shown, and the output peak-to-peak (p-p) resolution, or noise-free resolution, is listed in parentheses. It is important to note that the effective resolution is calculated using the rms noise, wheras the p-p resolution is calculated based on peak-to-peak noise. The pp resolution represents the resolution for which there is no code flicker. These numbers are typical and are rounded to the nearest ½ LSB. SINC4 CHOP DISABLED Table 6. RMS Noise (nV) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 Output Data Rate (Hz) 4.7 7.5 10 50 60 150 300 960 2400 4800 Settling Time (ms) 852.5 533 400 800 66.7 26.7 13.3 4.17 1.67 0.83 Gain of 1 250 310 330 900 970 1460 1900 3000 5000 14,300 Gain of 8 38 45 50 125 140 215 285 480 780 1920 Gain of 16 21 25 30 78 88 125 170 280 440 1000 Gain of 32 12 16 18 45 52 75 100 175 280 550 Gain of 64 10 12 14 33 36 55 75 140 220 380 Gain of 128 8.5 10.5 11.5 28 31 48 67 121 198 295 Table 7. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 1 Output Data Rate (Hz) 4.7 7.5 10 50 60 150 300 960 2400 4800 Settling Time (ms) 852.5 533 400 800 66.7 26.7 13.3 4.17 1.67 0.83 Gain of 1 1 24 (22.5) 24 (22) 24 (22) 23.5 (20.5) 23.5 (20.5) 22.5 (20) 22.5 (19.5) 21.5 (19) 21 (18) 19.5 (16.5) Gain of 81 24 (22) 24 (22) 24 (22) 23.5 (20.5) 23 (20.5) 22.5 (19.5) 22 (19.5) 21.5 (18.5) 20.5 (18) 19.5 (16.5) Gain of 161 24 (22) 24 (22) 24 (21.5) 23 (20) 22.5 (20) 22.5 (19.5) 22 (19) 21 (18.5) 20.5 (17.5) 19.5 (16.5) Gain of 321 24 (22) 24 (21.5) 24 (21.5) 22.5 (20) 22.5 (20) 22 (19.5) 21.5 (19) 21 (18) 20 (17.5) 19 (16.5) Gain of 641 24 (21) 23.5 (21) 23.5 (20.5) 22 (19.5) 22 (19.5) 21.5 (18.5) 21 (18.5) 20 (17.5) 19.5 (16.5) 18.5 (16) Gain of 1281 23 (20.5) 23 (20) 22.5 (20) 21.5 (18.5) 21.5 (18.5) 20.5 (18) 20 (17.5) 19.5 (16.5) 18.5 (16) 18 (15.5) The output peak-to-peak (p-p) resolution is listed in parentheses. Rev. 0 | Page 15 of 40 AD7190 SINC3 CHOP DISABLED Table 8. RMS Noise (nV) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 Output Data Rate (Hz) 4.7 7.5 10 50 60 150 300 960 2400 4800 Settling Time (ms) 639.4 400 300 60 50 20 10 3.125 1.25 0.625 Gain of 1 270 320 350 1000 1050 1500 1950 4000 56,600 442,000 Gain of 8 42 50 60 134 145 225 308 590 7000 55,000 Gain of 16 23 27 35 86 95 130 175 330 3500 28,000 Gain of 32 13.5 17 19 50 55 80 110 200 1800 14,000 Gain of 64 10.5 13 15 35 40 58 83 150 900 7000 Gain of 128 9 11.5 12.5 29 32 50 73 133 490 3450 Table 9. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 1 Output Data Rate (Hz) 4.7 7.5 10 50 60 150 300 960 2400 4800 Settling Time (ms) 639.4 400 300 60 50 20 10 3.125 1.25 0.625 Gain of 1 1 24 (22.5) 24 (22) 24 (22) 23.5 (20.5) 23 (20.5) 22.5 (20) 22.5 (19.5) 21.5 (18.5) 17.5 (14.5) 14.5 (11.5) Gain of 81 24 (22) 24 (22) 24 (21.5) 23 (20.5) 23 (20.5) 22.5 (19.5) 22 (19) 21 (18.5) 17.5 (14.5) 14.5 (11.5) Gain of 161 24 (22) 24 (21.5) 24 (21.5) 23 (20) 22.5 (20) 22 (19.5) 22 (19) 21 (18) 17.5 (14.5) 14.5 (11.5) Gain of 321 24 (21.5) 24 (21.5) 24 (21) 22.5 (20) 22.5 (19.5) 22 (19) 21.5 (18.5) 20.5 (18) 17.5 (14.5) 14.5 (11.5) Gain of 641 24 (21) 23.5 (21) 23.5 (20.5) 22 (19.5) 22 (19) 21.5 (18.5) 21 (18) 20 (17.5) 17.5 (14.5) 14.5 (11.5) Gain of 1281 23 (20.5) 22.5 (20) 22.5 (20) 21.5 (18.5) 21 (18.5) 20.5 (18) 20 (17.5) 19 (16.5) 17.5 (14.5) 14.5 (11.5) The output peak-to-peak (p-p) resolution is listed in parentheses. Rev. 0 | Page 16 of 40 AD7190 SINC4 CHOP ENABLED Table 10. RMS Noise (nV) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 Output Data Rate (Hz) 1.175 1.875 2.5 12.5 15 37.5 75 240 600 1200 Settling Time (ms) 1702 1067 800 160 133 53 26.7 8.33 3.33 1.67 Gain of 1 177 219 234 637 686 1033 1343 2121 3536 10,200 Gain of 8 27 32 36 89 99 152 202 340 552 1360 Gain of 16 15 18 21 55 63 89 120 198 311 707 Gain of 32 8.5 11.5 13 32 37 53 71 124 198 389 Gain of 64 7 8.5 10 24 26 39 53 99 156 26 Gain of 128 6 7.5 8.5 20 22 34 48 86 140 209 Table 11. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 1 Output Data Rate (Hz) 1.175 1.875 2.5 12.5 15 37.5 75 240 600 1200 Settling Time (ms) 1702 1067 800 160 133 53 26.7 8.33 3.33 1.67 Gain of 1 1 24 (23) 24 (22.5) 24 (22.5) 24 (21) 24 (21) 23 (20.5) 23 (20) 22 (19.5) 21.5 (18.5) 20 (17) Gain of 81 24 (22.5) 24 (22.5) 24 (22.5) 24 (21) 23.5 (21) 23 (20) 22.5 (20) 22 (19) 21 (18.5) 20 (17) Gain of 161 24 (22.5) 24 (22.5) 24 (22) 23.5 (20.5) 23.5 (20.5) 23 (20) 22.5 (19.5) 21.5 (19) 21 (18) 20 (17) Gain of 321 24 (22.5) 24 (22) 24 (22) 23 (20.5) 23 (20.5) 22.5 (20) 22 (19.5) 21.5 (18.5) 20.5 (18) 19.5 (17) Gain of 641 24 (21.5) 24 (21.5) 24 (21) 22.5 (20) 22.5 (20) 22 (19) 21.5 (19) 20.5 (18) 20 (17) 19 (16.5) Gain of 1281 23.5 (21) 23.5 (20.5) 23 (20.5) 22 (19) 22 (19) 21 (18.5) 20.5 (18) 20 (17) 19 (16.5) 18.5 (16) The output peak-to-peak (p-p) resolution is listed in parentheses. Rev. 0 | Page 17 of 40 AD7190 SINC3 CHOP ENABLED Table 12. RMS Noise (nV) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 Output Data Rate (Hz) 1.56 2.5 3.33 16.6 20 50 100 320 800 1600 Settling Time (ms) 1282 800 600 120 100 40 20 6.25 2.5 1.25 Gain of 1 191 226 248 708 743 1061 1380 2829 40,100 312,550 Gain of 8 30 36 43 95 103 159 218 418 4950 38,540 Gain of 16 16.5 19 25 61 68 92 124 234 2475 19,800 Gain of 32 10 12 14 36 39 57 78 142 1273 9900 Gain of 64 8 9 11 25 29 41 59 106 637 4950 Gain of 128 6.5 8.5 9 21 23 36 52 94 347 2440 Table 13. Effective Resolution (Peak-to-Peak Resolution) vs. Gain and Output Data Rate Filter Word (Decimal) 1023 640 480 96 80 32 16 5 2 1 1 Output Data Rate (Hz) 1.56 2.5 3.33 16.6 20 50 100 320 800 1600 Settling Time (ms) 1282 800 600 120 100 40 20 6.25 2.5 1.25 Gain of 1 1 24 (23) 24 (22.5) 24 (22.5) 24 (21) 23.5 (21) 23 (20.5) 23 (20) 22 (19) 18 (15) 15 (12) Gain of 81 24 (22.5) 24 (22.5) 24 (22) 23.5 (21) 23.5 (21) 23 (20) 22.5 (19.5) 21.5 (19) 18 (15) 15 (12.5) Gain of 161 24 (22.5) 24 (22) 24 (22) 23.5 (20.5) 23 (20.5) 22.5 (20) 22.5 (19.5) 21.5 (18.5) 18 (15) 15 (12) Gain of 321 24 (22) 24 (22) 24 (21.5) 23 (20.5) 23 (20) 22.5 (19.5) 22 (19) 21 (18.5) 18 (15) 15 (12) Gain of 641 24 (21.5) 24 (21.5) 24 (21) 22.5 (20) 22.5 (19.5) 22 (19) 21.5 (18.5) 20.5 (18) 18 (15) 15 (12) Gain of 1281 23.5 (21) 23 (20.5) 23 (20.5) 22 (19) 21.5 (19) 21 (18.5) 20.5 (18) 19.5 (17) 18 (15) 15 (12) The output peak-to-peak (p-p) resolution is listed in parentheses. Rev. 0 | Page 18 of 40 AD7190 ON-CHIP REGISTERS The ADC is controlled and configured via a number of on-chip registers, which are described in the following sections. In the descriptions, set implies a Logic 1 state and cleared implies a Logic 0 state, unless otherwise noted. interface returns to where it expects a write operation to the communications register. This is the default state of the interface and, on power-up or after a reset, the ADC is in this default state waiting for a write operation to the communications register. In situations where the interface sequence is lost, a write operation of at least 40 serial clock cycles with DIN high returns the ADC to this default state by resetting the entire part. Table 14 outlines the bit designations for the communications register. CR0 through CR7 indicate the bit locations, CR denoting that the bits are in the communications register. CR7 denotes the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit. COMMUNICATIONS REGISTER (RS2, RS1, RS0 = 0, 0, 0) The communications register is an 8-bit write-only register. All communications to the part must start with a write operation to the communications register. The data written to the communications register determines whether the next operation is a read or write operation and in which register this operation takes place. For read or write operations, when the subsequent read or write operation to the selected register is complete, the CR7 WEN(0) CR6 R/W(0) CR5 RS2(0) CR4 RS1(0) CR3 RS0(0) CR2 CREAD(0) CR1 0(0) CR0 0(0) Table 14. Communications Register Bit Designations Bit Location CR7 Bit Name WEN Description Write enable bit. A 0 must be written to this bit for a write to the communications register to occur. If a 1 is the first bit written, the part does not clock on to subsequent bits in the register. It stays at this bit location until a 0 is written to this bit. After a 0 is written to the WEN bit, the next seven bits are loaded to the communications register. A 0 in this bit location indicates that the next operation is a write to a specified register. A 1 in this position indicates that the next operation is a read from the designated register. Register address bits. These address bits are used to select which registers of the ADC are selected during the serial interface communication. See Table 15. Continuous read of the data register. When this bit is set to 1 (and the data register is selected), the serial interface is configured so that the data register can be continuously read; that is, the contents of the data register are automatically placed on the DOUT pin when the SCLK pulses are applied after the RDY pin goes low to indicate that a conversion is complete. The communications register does not have to be written to for subsequent data reads. To enable continuous read, the instruction 01011100 must be written to the communications register. To disable continuous read, the instruction 01011000 must be written to the communications register while the RDY pin is low. While continuous read is enabled, the ADC monitors activity on the DIN line so that it can receive the instruction to disable continuous read. Additionally, a reset occurs if 40 consecutive 1s are seen on DIN. Therefore, DIN should be held low until an instruction is to be written to the device. These bits must be programmed to Logic 0 for correct operation. CR6 CR5 to CR3 CR2 R/W RS2 to RS0 CREAD CR1 to CR0 Table 15. Register Selection RS2 0 0 0 0 0 1 1 1 1 RS1 0 0 0 1 1 0 0 1 1 RS0 0 0 1 0 1 0 1 0 1 Register Communications register during a write operation Status register during a read operation Mode register Configuration register Data register/data register plus status information ID register GPOCON register Offset register Full-scale register Register Size 8 bits 8 bits 24 bits 24 bits 24 bits/32 bits 8 bits 8 bits 24 bits 24 bits Rev. 0 | Page 19 of 40 AD7190 STATUS REGISTER (RS2, RS1, RS0 = 0, 0, 0; Power-On/Reset = 0x80) The status register is an 8-bit, read-only register. To access the ADC status register, the user must write to the communications register, select the next operation to be a read, and load Bit RS2, Bit RS1, and Bit RS0 with 0. Table 16 outlines the bit designations for the status register. SR0 through SR7 indicate the bit locations, SR denoting that the bits are in the status register. SR7 denotes the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit. SR7 RDY(1) SR6 ERR(0) SR5 NOREF(0) SR4 Parity(0) SR3 CHD3(0) SR2 CHD2(0) SR1 CHD1(0) SR0 CHD0(0) Table 16. Status Register Bit Designations Bit Location SR7 Bit Name RDY Description Ready bit for the ADC. Cleared when data is written to the ADC data register. The RDY bit is set automatically after the ADC data register is read, or after a period of time before the data register is updated, with a new conversion result to indicate to the user that the conversion data should not be read. It is also set when the part is placed in power-down mode or idle mode or when SYNC is taken low. The end of a conversion is also indicated by the DOUT/RDY pin. This pin can be used as an alternative to the status register for monitoring the ADC for conversion data. ADC error bit. This bit is written to at the same time as the RDY bit. The ERR bit is set to indicate that the result written to the ADC data register is clamped to all 0s or all 1s. Error sources include overrange or underrange or the absence of a reference voltage. The bit is cleared by a write operation to start a conversion. No external reference bit. This bit is set to indicate that the selected reference (REFIN1 or REFIN2) is at a voltage that is below a specified threshold. When set, conversion results are clamped to all 1s. This bit is cleared to indicate that a valid reference is applied to the selected reference pins. The NOREF bit is enabled by setting the REFDET bit in the configuration register to 1. The ERR bit is also set if the voltage applied to the selected reference input is invalid. Parity check of the data register. If the ENPAR bit in the mode register is set, the parity bit is set if there is an odd number of 1s in the data register. It is cleared if there is an even number of 1s in the data register. The DAT_STA bit in the mode register should be set when the parity check is used. When the DAT_STA bit is set, the contents of the status register are transmitted along with the data for each data register read. These bits indicate which channel corresponds to the data register contents. They do not indicate which channel is presently being converted but indicate which channel was selected when the conversion contained in the data register was generated. SR6 ERR SR5 NOREF SR4 Parity SR3 to SR0 CHD3 to CHD0 MODE REGISTER (RS2, RS1, RS0 = 0, 0, 1; Power-On/Reset = 0x080060) The mode register is a 24-bit register from which data can be read or to which data can be written. This register is used to select the operating mode, the output data rate, and the clock source. Table 17 outlines the bit designations for the mode register. MR0 through MR23 indicate the bit locations, MR denoting that the bits are in the mode register. MR23 denotes the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit. Any write to the mode register resets the modulator and filter and sets the RDY bit. MR23 MD2(0) MR15 Sinc3(0) MR7 FS7(0) MR22 MD1(0) MR14 0 MR6 FS6(1) MR21 MD0(0) MR13 ENPAR(0) MR5 FS5(1) MR20 DAT_STA(0) MR12 0 MR4 FS4(0) MR19 CLK1(1) MR11 Single(0) MR3 FS3(0) MR18 CLK0(0) MR10 REJ60(0) MR2 FS2(0) MR17 0 MR9 FS9(0) MR1 FS1(0) MR16 0 MR8 FS8(0) MR0 FS0(0) Rev. 0 | Page 20 of 40 AD7190 Table 17. Mode Register Bit Designations Bit Location MR23 to MR21 MR20 Bit Name MD2 to MD0 DAT_STA Description Mode select bits. These bits select the operating mode of the AD7190 (see Table 18). This bit enables the transmission of status register contents after each data register read. When DAT_STA is set, the contents of the status register are transmitted along with each data register read. This function is useful when several channels are selected because the status register identifies the channel to which the data register value corresponds. These bits are used to select the clock source for the AD7190. Either the on-chip 4.92 MHz clock or an external clock can be used. The ability to use an external clock allows several AD7190 devices to be synchronized. Also, 50 Hz/60 Hz rejection is improved when an accurate external clock drives the AD7190. CLK1 CLK0 ADC Clock Source 0 0 External crystal used. The external crystal is connected from MCLK1 to MCLK2. 0 1 External clock used. The external clock is applied to the MCLK2 pin. 1 0 Internal 4.92 MHz clock. Pin MCLK2 is tristated. 1 1 Internal 4.92 MHz clock. The internal clock is available on MCLK2. These bits must be programmed with a Logic 0 for correct operation. Sinc3 filter select bit. When this bit is cleared, the sinc4 filter is used (default value). When this bit is set, the sinc3 filter is used. The benefit of the sinc3 filter compared to the sinc4 filter is its lower settling time when chop is disabled. For a given output data rate, fADC, the sinc3 filter has a settling time of fADC/3 while the sinc4 filter has a settling time of fADC/4. The sinc4 filter, due to its deeper notches, gives better 50 Hz/60 Hz rejection. At low output data rates, both filters give similar rms noise and similar no missing codes for a given output data rate. At higher output data rates (FS values less than 5), the sinc4 filter gives better performance than the sinc3 filter for rms noise and no missing codes. This bit must be programmed with a Logic 0 for correct operation. Enable parity bit. When ENPAR is set, parity checking on the data register is enabled. The DAT_STA bit in the mode register should be set when the parity check is used. When the DAT_STA bit is set, the contents of the status register are transmitted along with the data for each data register read. This bit must be programmed with a Logic 0 for correct operation. Single cycle conversion enable bit. When this bit is set, the AD7190 settles in one conversion cycle so that it functions as a zero latency ADC. This bit has no affect when multiple analog input channels are enabled or when the single conversion mode is selected. This bit enables a notch at 60 Hz when the output data rate is equal to 50 Hz. The bit should only be set when chop is disabled and when the device is operating with the zero latency function disabled. This bit allows simultaneous 50 Hz/60 Hz rejection. Filter output data rate select bits. The 10 bits of data programmed into these bits determine the filter cutoff frequency, the position of the first notch of the filter, and the output data rate for the part. In association with the gain selection, it also determines the output noise (and, therefore, the effective resolution) of the device. When chop is disabled and continuous conversion mode is selected, the first notch of the filter occurs at a frequency determined by the relationship: Filter First Notch Frequency = (fMOD/64)/FS where FS is the decimal equivalent of the code in the FS0 to FS9 bits and is in the range 1 to 1023, and fmod is the modulator frequency, which is equal to MCLK/16. With a nominal MCLK of 4.92 MHz, this results in a first notch frequency range from 4.69 Hz to 4.8 kHz. Changing the filter notch frequency or changing the gain impacts resolution. Table 6 through Table 13 show the effect of the filter notch frequency and gain on the effective resolution of the AD7190. The output data rate (or effective conversion time) for the device is equal to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz, a new word is available at a 50 Hz rate or every 20 ms. When chop is enabled, the output data rate equals Output Data Rate = (fMOD/64)/(N x FS) where FS is the decimal equivalent of the code in the FS0 to FS9 bits and is in the range 1 to 1023, and fmod is the modulator frequency, which is equal to MCLK/16. With a nominal MCLK of 4.92 MHz, this results in a conversion rate from 4.69/N Hz to 4.8/N kHz, where N is the order of the sinc filter. MR19 to MR18 CLK1 to CLK0 MR17 to MR16 MR15 SINC3 MR14 MR13 ENPAR MR12 MR11 Single MR10 REJ60 MR9 to MR0 FS9 to FS0 Rev. 0 | Page 21 of 40 AD7190 Table 18. Operating Modes MD2 0 MD1 0 MD0 0 Mode Continuous conversion mode (default). In continuous conversion mode, the ADC continuously performs conversions and places the result in the data register. The DOUT/ RDY pin and the RDY bit in the status register go low when a conversion is complete. The user can read these conversions by setting the CREAD bit in the communications register to 1, which enables continuous read. When continuous read is enabled, the conversions are automatically placed on the DOUT line when SCLK pulses are applied. Alternatively, the user can instruct the ADC to output each conversion by writing to the communications register. After power-on, a reset, or a recon-figuration of the ADC, the complete settling time of the filter is required to generate the first valid conversion. Subsequent conversions are available at the selected output data rate, which is dependent on filter choice. Single conversion mode. When single conversion mode is selected, the ADC powers up and performs a single conversion on the selected channel. The internal clock requires up to 1 ms to power up and settle. The ADC then performs the conversion, which requires the complete settling time of the filter. The conversion result is placed in the data register, RDY goes low, and the ADC returns to power-down mode. The conversion remains in the data register and RDY remains active (low) until the data is read or another conversion is performed. Idle mode. In idle mode, the ADC filter and modulator are held in a reset state even though the modulator clocks are still provided. Power-down mode. In power-down mode, all AD7190 circuitry, except the bridge power-down switch, is powered down. The bridge power-down switch remains active because the user may need to power up the sensor prior to powering up the AD7190 for settling reasons. The external crystal, if selected, remains active. Internal zero-scale calibration. An internal short is automatically connected to the input. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. Internal full-scale calibration. A full-scale input voltage is automatically connected to the input for this calibration. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel. A full-scale calibration is required each time the gain of a channel is changed to minimize the fullscale error. System zero-scale calibration. The user should connect the system zero-scale input to the channel input pins as selected by the CH7 to CH0 bits in the configuration register. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured offset coefficient is placed in the offset register of the selected channel. A system zero-scale calibration is required each time the gain of a channel is changed. System full-scale calibration. The user should connect the system full-scale input to the channel input pins as selected by the CH7 to CH0 bits in the configuration register. RDY goes high when the calibration is initiated and returns low when the calibration is complete. The ADC is placed in idle mode following a calibration. The measured full-scale coefficient is placed in the full-scale register of the selected channel. A full-scale calibration is required each time the gain of a channel is changed. 0 0 1 0 0 1 1 0 1 1 0 0 1 0 1 1 1 0 1 1 1 CONFIGURATION REGISTER (RS2, RS1, RS0 = 0, 1, 0; Power-On/Reset = 0x000117) The configuration register is a 24-bit register from which data can be read or to which data can be written. This register is used to configure the ADC for unipolar or bipolar mode, to enable or disable the buffer, to enable or disable the burnout currents, to select the gain, and to select the analog input channel. Table 19 outlines the bit designations for the filter register. CON0 through CON23 indicate the bit locations. CON denotes that the bits are in the configuration register. CON23 denotes the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit. Rev. 0 | Page 22 of 40 AD7190 CON23 Chop(0) CON15 CH7(0) CON7 Burn(0) CON22 0(0) CON14 CH6(0) CON6 REFDET(0) CON21 0(0) CON13 CH5(0) CON5 0(0) CON20 REFSEL(0) CON12 CH4(0) CON4 BUF(1) CON19 0(0) CON11 CH3(0) CON3 U/B (0) CON18 0(0) CON10 CH2(0) CON2 G2(1) CON17 0(0) CON9 CH1(0) CON1 G1(1) CON16 (0) CON8 CH0(1) CON0 G0(1) Table 19. Configuration Register Bit Designations Bit Location CON23 Bit Name Chop Description Chop enable bit. When the chop bit is cleared, chop is disabled. When the chop bit is set, chop is enabled. When chop is enabled, the offset and offset drift of the ADC are continuously minimized. However, this increases the conversion time and settling time of the ADC. For example, when FS = 96 decimal and the sinc4 filter is selected, the conversion time with chop enabled equals 80 ms and the settling time equals 160 ms. With chop disabled, higher conversion rates are allowed. For an FS word of 96 decimal and the sinc4 filter selected, the conversion time is 20 ms and the settling time is 80 ms. However, at low gains, periodic calibrations may be required to remove the offset and offset drift. These bits must be programmed with a Logic 0 for correct operation. Reference select bits. The reference source for the ADC is selected using these bits. REFSEL Reference Voltage 0 External reference applied between REFIN1(+) and REFIN1(−). 1 External reference applied between the P1 and P0 pins. These bits must be programmed with a Logic 0 for correct operation. Channel select bits. These bits are used to select which channels are enabled on the AD7190. See Table 20. Several channels can be selected, and the AD7190 automatically sequences them. The conversion on each channel requires the complete settling time. When this bit is set to 1 by the user, the 500 nA current sources in the signal path are enabled. When burn = 0, the burnout currents are disabled. The burnout currents can be enabled only when the buffer is active and when chop is disabled. Enables the reference detect function. When set, the NOREF bit in the status register indicates when the external reference being used by the ADC is open circuit or less than 0.5 V typically. The reference detect circuitry only operates when the ADC is active. This bit must be programmed with a Logic 0 for correct operation. Configures the ADC for a buffered or an unbuffered mode of operation. If cleared, the ADC operates in unbuffered mode, lowering the power consumption of the device. If set, the ADC operates in buffered mode, allowing the user to place source impedances on the front end without contributing gain errors to the system. With the buffer disabled, the voltage on the analog input pins can be from 50 mV below GND to 50 mV above AVDD. When the buffer is enabled, it requires some headroom; therefore, the voltage on any input pin must be limited to 250 mV within the power supply rails. Polarity select bit. When this bit is set, unipolar operation is selected. When this bit is cleared, bipolar operation is selected. Gain select bits. Written by the user to select the ADC input range as follows: G2 G1 G0 Gain ADC Input Range (5 V Reference, Bipolar Mode) 0 0 0 1 +5 V 0 0 1 Reserved 0 1 0 Reserved 0 1 1 8 +625 mV 1 0 0 16 +312.5 mV 1 0 1 32 +156.2 mV 1 1 0 64 +78.125 mV 1 1 1 128 +39.06 mV CON22, CON21 CON20 REFSEL CON19 to CON16 CON15 to CON8 CH7 to CH0 CON7 Burn CON6 REFDET CON5 CON4 BUF CON3 CON2 to CON0 U/B G2 to G0 Rev. 0 | Page 23 of 40 AD7190 Table 20. Channel Selection CH7 Channel Enable Bits in the Configuration Register CH6 CH5 CH4 CH3 CH2 CH1 CH0 1 1 1 1 1 1 1 Channel Enabled AIN1 to AIN2 AIN3 to AIN4 Temperature sensor AIN2 to AIN2 AIN1 to AINCOM AIN2 to AINCOM AIN3 to AINCOM AIN4 to AINCOM Status Register Bits CHD[3:0] 0000 0001 0010 0011 0100 0101 0110 0111 Calibration Register Pair 0 1 None 0 0 1 2 3 1 DATA REGISTER (RS2, RS1, RS0 = 0, 1, 1; Power-On/Reset = 0x000000) The conversion result from the ADC is stored in this data register. This is a read-only, 24-bit register. On completion of a read operation from this register, the RDY pin/bit is set. When the DAT_STA bit in the mode register is set to 1, the contents of the status register are appended to each 24-bit conversion. This is required when several analog input channels are enabled because the four LSBs of the status register (CHD3 to CHD0) identify the channel from which the conversion originated. GPOCON REGISTER (RS2, RS1, RS0 = 1, 0, 1; Power-On/Reset = 0x00) The GPOCON register is an 8-bit register from which data can be read or to which data can be written. This register is used to enable the general-purpose digital outputs. Table 21 outlines the bit designations for the GPOCON register. GP0 through GP7 indicate the bit locations. GP denotes that the bits are in the GPOCON register. GP7 denotes the first bit of the data stream. The number in parentheses indicates the power-on/reset default status of that bit. Rev. 0 | Page 24 of 40 AD7190 GP7 0(0) GP6 BPDSW(0) GP5 GP32EN(0) GP4 GP10EN(0) GP3 P3DAT(0) GP2 P2DAT(0) GP1 P1DAT(0) GP0 P0DAT(0) Table 21. Register Bit Designations Bit Location GP7 GP 6 Bit Name 0 BPDSW Description This bit must be programmed with a Logic 0 for correct operation. Bridge power-down switch control bit. This bit is set by the user to close the bridge power-down switch BPDSW to AGND. The switch can sink up to 30 mA. The bit is cleared by the user to open the bridge powerdown switch. When the ADC is placed in power-down mode, the bridge power-down switch remains active. Digital Output P3 and Digital Output P2 enable. When GP32EN is set, the digital outputs, P3 and P2, are active. When GP32EN is cleared, the P3 and P2 pins are tristated, and the P3DAT and P2DAT bits are ignored. Digital Output P1 and Digital Output P0 enable. When GP10EN is set, the digital outputs, P1 and P0, are active. When GP10EN is cleared, the P1 and P0 outputs are tristated, and the P1DAT and P0DAT bits are ignored. The P1 and P0 pins can be used as a reference input REFIN2 when the REFSEL bit in the configuration register is set to 1. Digital Output P3. When GP32EN is set, the P3DAT bit sets the value of the P3 general-purpose output pin. When P3DAT is high, the P3 output pin is high. When P3DAT is low, the P3 output pin is low. When the GPOCON register is read, the P3DAT bit reflects the status of the P3 pin; that is, a fault condition on the P3 pin is detected. Digital Output P2. When GP32EN is set, the P2DAT bit sets the value of the P2 general-purpose output pin. When P2DAT is high, the P2 output pin is high. When P2DAT is low, the P2 output pin is low. When the GPOCON register is read, the P2DAT bit reflects the status of the P2 pin; that is, a fault condition on the P2 pin is detected. Digital Output P1. When GP10EN is set, the P1DAT bit sets the value of the P1 general-purpose output pin. When P1DAT is high, the P1 output pin is high. When P1DAT is low, the P1 output pin is low. When the GPOCON register is read, the P1DAT bit reflects the status of the P1 pin; that is, a fault condition on the P1 pin is detected. Digital Output P0. When GP10EN is set, the P0DAT bit sets the value of the P0 general-purpose output pin. When P0DAT is high, the P0 output pin is high. When P0DAT is low, the P0 output pin is low. When the GPOCON register is read, the P0DAT bit reflects the status of the P0 pin; that is, a fault condition on the P0 pin is detected. GP5 GP4 GP32EN GP10EN GP3 P3DAT GP2 P2DAT GP1 P1DAT GP0 P0DAT OFFSET REGISTER (RS2, RS1, RS0 = 1, 1, 0; Power-On/Reset = 0x800000) The offset register holds the offset calibration coefficient for the ADC. The power-on reset value of the offset register is 0x800000. The AD7190 has four offset registers; therefore, each channel has a dedicated offset register. Each of these registers is a 24-bit read/write register. This register is used in conjunction with its associated full-scale register to form a register pair. The poweron reset value is automatically overwritten if an internal or system zero-scale calibration is initiated by the user. The AD7190 must be placed in power-down mode or idle mode when writing to the offset register. FULL-SCALE REGISTER (RS2, RS1, RS0 = 1, 1, 1; Power-On/Reset = 0x5XXXX0) The full-scale register is a 24-bit register that holds the full-scale calibration coefficient for the ADC. The AD7190 has four fullscale registers; therefore, each channel has a dedicated full-scale register. The full-scale registers are read/write registers. However, when writing to the full-scale registers, the ADC must be placed in power-down mode or idle mode. These registers are configured at power-on with factory-calibrated, full-scale calibration coefficients, the calibration being performed at gain = 1. Therefore, every device has different default coefficients. The default value is automatically overwritten if an internal or system full-scale calibration is initiated by the user or if the full-scale register is written to. Rev. 0 | Page 25 of 40 AD7190 ADC CIRCUIT INFORMATION 5V REFIN1(+) AGND IN+ OUT– OUT+ AVDD DVDD DGND IN– AVDD AIN1 AIN2 AIN3 AIN4 AINCOM MUX REFERENCE DETECT PGA Σ-Δ ADC SERIAL INTERFACE AND CONTROL LOGIC DOUT/RDY DIN SCLK CS SYNC AGND REFIN1(–) BPDSW AGND TEMP SENSOR P3 P2 CLOCK CIRCUITRY 07640-012 AD7190 MCLK1 MCLK2 P0/REFIN2(–) P1/REFIN2(+) Figure 18. Basic Connection Diagram OVERVIEW The AD7190 is an ultralow noise ADC that incorporates a ∑-Δ modulator, a buffer, PGA, and on-chip digital filtering intended for the measurement of wide dynamic range signals such as those in pressure transducers, weigh scales, and strain gauge applications. The part can be configured to have two differential inputs or four pseudo differential inputs that can be buffered or unbuffered. Figure 18 shows the basic connections required to operate the part. where: fADC is the output data rate. fCLK = master clock (4.92 MHz nominal). FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the mode register. The output data rate can be programmed from 4.7 Hz to 4800 Hz; that is, FS[9:0] can have a value from 1 to 1023. The above equation is valid for both the sinc3 and sinc4 filters. The settling time for the sinc4 filter is equal to tSETTLE = 4/fADC Whereas the settling time for the sinc3 filter is equal to tSETTLE = 3/fADC Figure 19 and Figure 20 show the frequency response of the sinc4 and sinc3 filters, respectively, for an output data rate of 50 Hz. 0 –10 –20 FILTER GAIN (dB) FILTER, OUTPUT DATA RATE, SETTLING TIME A ∑-Δ ADC consists of a modulator followed by a digital filter. The AD7190 has two filter options: a sinc3 filter and a sinc4 filter. The filter is selected using the sinc3 bit in the mode register. When sinc3 is set to 0 (default value), the sinc4 filter is selected. The sinc3 filter is selected when sinc3 is set to 1. At low update rates (