a
FEATURES
Specified for VDD of 3 V to 5.5 V
Read-Only Operation
AD7853–200 kSPS; AD7853L–100 kSPS
System and Self-Calibration with Autocalibration on
Power-Up
Low Power:
AD7853: 12 mW (VDD = 3 V)
AD7853L: 4.5 mW (VDD = 3 V)
Automatic Power Down After Conversion (25 W)
Flexible Serial Interface:
8051/SPI™/QSPI™/P Compatible
24-Lead DIP, SOIC and SSOP Packages
APPLICATIONS
Battery-Powered Systems (Personal Digital Assistants,
Medical Instruments, Mobile Communications)
Pen Computers
Instrumentation and Control Systems
High Speed Modems
3 V to 5 V Single Supply, 200 kSPS
12-Bit Sampling ADCs
AD7853/AD7853L*
FUNCTIONAL BLOCK DIAGRAM
AVDD
AGND
AIN(+)
AGND
AD7853/AD7853L
T/H
AIN(–)
DVDD
DGND
2.5V
REFERENCE
COMP
REFIN/
REFOUT
BUF
CREF1
AMODE
CHARGE
REDISTRIBUTION
DAC
CLKIN
CREF2
CAL
SAR + ADC
CONTROL
CONVST
BUSY
CALIBRATION
MEMORY
AND CONTROLLER
SLEEP
SERIAL INTERFACE / CONTROL REGISTER
GENERAL DESCRIPTION
The AD7853/AD7853L are high speed, low power, 12-bit
ADCs that operate from a single 3 V or 5 V power supply, the
AD7853 being optimized for speed and the AD7853L for low
power. The ADC powers up with a set of default conditions at
which time it can be operated as a read-only ADC. The ADC
contains self-calibration and system-calibration options to ensure accurate operation over time and temperature and have a
number of power-down options for low power applications.
The part powers up with a set of default conditions and can
operate as a read only ADC.
The AD7853 is capable of 200 kHz throughput rate while the
AD7853L is capable of 100 kHz throughput rate. The input
track-and-hold acquires a signal in 500 ns and features a pseudodifferential sampling scheme. The AD7853/AD7853L voltage
range is 0 to VREF with both straight binary and twos complement output coding. Input signal range is to the supply, and the
part is capable of converting full power signals to 100 kHz.
SM1 SM2 SYNC
DIN
DOUT SCLK POLARITY
PRODUCT HIGHLIGHTS
1. Specified for 3 V and 5 V supplies.
2. Automatic calibration on power-up.
3. Flexible power management options including automatic
power-down after conversion.
4. Operates with reference voltages from 1.2 V to VDD.
5. Analog input ranges from 0 V to VDD.
6. Self- and system calibration.
7. Versatile serial I/O port (SPI/QSPI/8051/µP).
8. Lower power version AD7853L.
CMOS construction ensures low power dissipation of typically
4.5 mW for normal operation and 1.15 mW in power-down
mode, with a throughput rate of 10 kSPS (VDD = 3 V). The part
is available in 24-lead, 0.3 inch wide dual-in-line package
(DIP), 24-lead small outline (SOIC) and 24-lead small shrink
outline (SSOP) packages.
*Patent pending.
SPI and QSPI are trademarks of Motorola, Incorporated.
REV. B
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
World Wide Web Site: http://www.analog.com
Fax: 781/326-8703
© Analog Devices, Inc., 1998
1, 2
(AV = DV = +3.0 V to +5.5 V, REF /REF
AD7853/AD7853L–SPECIFICATIONS
External Reference, f
= 4 MHz (1.8 MHz B Grade (0ⴗC to +70ⴗC), 1 MHz A and B Grades (–40ⴗC to +85ⴗC) for L Version); f
= 2.5 V
= 200 kHz
(AD7853) 100 kHz (AD7853L); SLEEP = Logic High; TA = TMIN to TMAX, unless otherwise noted.) Specifications in () apply to the AD7853L.
DD
DD
CLKIN
Parameter
DYNAMIC PERFORMANCE
Signal to Noise + Distortion Ratio3
(SNR)
Total Harmonic Distortion (THD)
Peak Harmonic or Spurious Noise
Intermodulation Distortion (IMD)
Second Order Terms
Third Order Terms
DC ACCURACY
Resolution
Integral Nonlinearity
A Version1
B Version1
Units
Test Conditions/Comments
70
71
dB min
–78
–78
–78
–78
dB max
dB max
Typically SNR Is 72 dB
VIN = 10 kHz Sine Wave, fSAMPLE = 200 kHz (100 kHz)
VIN = 10 kHz Sine Wave, fSAMPLE = 200 kHz (100 kHz)
VIN = 10 kHz Sine Wave, fSAMPLE = 200 kHz (100 kHz)
–78
–78
–80
–80
dB typ
dB typ
fa = 9.983 kHz, fb = 10.05 kHz, fSAMPLE = 200 kHz (100 kHz)
fa = 9.983 kHz, fb = 10.05 kHz, fSAMPLE = 200 kHz (100 kHz)
12
±1
±1
12
±1
± 0.5
(± 1)
Differential Nonlinearity
(± 1)
±1
±1
Total Unadjusted Error
Unipolar Offset Error
Unipolar Offset Error
±1
±1
(± 2.5)
±1
±1
(± 2.5)
LSB typ
LSB max
LSB max
Positive Full-Scale Error
Positive Full-Scale Error
± 2.5
(± 4)
± 2.5
(± 4)
LSB max
LSB max
Negative Full-Scale Error
Negative Full-Scale Error
± 2.5
(± 4)
± 2.5
(± 4)
LSB max
LSB max
Bipolar Zero Error
Bipolar Zero Error
±2
(± 2.5)
±2
(± 2.5)
LSB max
LSB max
0 to VREF
0 to VREF
Volts
± VREF/2
± VREF/2
Volts
±1
20
±1
20
µA max
pF typ
2.3/VDD
150
2.3/2.7
20
2.3/VDD
150
2.3/2.7
20
V min/max
kΩ typ
V min/max
ppm/°C typ
Functional from 1.2 V
2.4
2.1
2.4
2.1
V min
V min
AVDD = DVDD = 4.5 V to 5.5 V
AVDD = DVDD = 3.0 V to 3.6 V
0.8
0.6
± 10
10
0.8
0.6
± 10
10
V max
V max
µA max
pF max
AVDD = DVDD = 4.5 V to 5.5 V
AVDD = DVDD = 3.0 V to 3.6 V
Typically 10 nA, VIN = 0 V or VDD
Leakage Current
Input Capacitance
REFERENCE INPUT/OUTPUT
REFIN Input Voltage Range
Input Impedance
REFOUT Output Voltage
REFOUT Tempco
OUT
SAMPLE
Bits
LSB max
LSB max
LSB max
LSB max
LSB max
ANALOG INPUT
Input Voltage Ranges
IN
2.5 V External Reference VDD = 3 V, VDD = 5 V (B Grade Only)
5 V External Reference VDD = 5 V
(L Version, 5 V External Reference, VDD = 5 V)
(L Version)
Guaranteed No Missed Codes to 12 Bits. 2.5 V External Reference
VDD = 3 V, 5 V External Reference VDD = 5 V
2.5 V External Reference VDD = 3 V, 5 V External Reference VDD = 5 V
(L Versions, 2.5 V External Reference VDD = 3 V, 5 V External
Reference VDD = 5 V)
2.5 V External Reference VDD = 3 V, 5 V External Reference VDD = 5 V
(L Versions, 2.5 V External Reference VDD = 3 V, 5 V External
Reference VDD = 5 V)
2.5 V External Reference VDD = 3 V, 5 V External Reference VDD = 5 V
(L Versions, 2.5 V External Reference VDD = 3 V, 5 V External
Reference VDD = 5 V)
2.5 V External Reference VDD = 3 V, 5 V External Reference VDD = 5 V
(L Versions, 2.5 V External Reference VDD = 3 V, 5 V External
Reference VDD = 5 V)
i.e., AIN(+) – AIN(–) = 0 to VREF, AIN(–) Can Be Biased
Up But AIN(+) Cannot Go Below AIN(–)
i.e., AIN(+) – AIN(–) = –VREF/2 to +VREF/2, AIN(–) Should
Be Biased to +VREF/2 and AIN(+) Can Go Below AIN(–) But
Cannot Go Below 0 V
LOGIC INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IIN
Input Capacitance, CIN4
–2–
REV. B
AD7853/AD7853L
Parameter
A Version1
B Version1
Units
LOGIC OUTPUTS
Output High Voltage, VOH
Output Low Voltage, VOL
Floating-State Leakage Current
Floating-State Output Capacitance4
Output Coding
CONVERSION RATE
Conversion Time
Track/Hold Acquisition Time
POWER REQUIREMENTS
AVDD, DVDD
IDD
Normal Mode5
Sleep Mode6
With External Clock On
With External Clock Off
Normal Mode Power Dissipation
Sleep Mode Power Dissipation
With External Clock On
With External Clock Off
SYSTEM CALIBRATION
Offset Calibration Span7
Gain Calibration Span7
4
2.4
0.4
± 10
10
4
2.4
0.4
± 10
10
Straight (Natural) Binary
Twos Complement
V min
V min
V max
µA max
pF max
Test Conditions/Comments
ISOURCE = 200 µA
AVDD = DVDD = 4.5 V to 5.5 V
AVDD = DVDD = 3.0 V to 3.6 V
ISINK = 0.8 mA
Unipolar Input Range
Bipolar Input Range
0.4 (1)
4.6 (18)
(10)
0.4 (1)
µs max
µs max
µs min
+3.0/+5.5
+3.0/+5.5
V min/max
6 (1.9)
5.5 (1.9)
6 (1.9)
5.5 (1.9)
mA max
mA max
AVDD = DVDD = 4.5 V to 5.5 V. Typically 4.5 mA (1.5);
AVDD = DVDD = 3.0 V to 3.6 V. Typically 4.0 mA (1.5 mA)
10
10
µA typ
400
400
µA typ
5
5
µA max
200
200
µA typ
33 (10.5)
20 (6.85)
33 (10.5)
20 (6.85)
mW max
mW max
Full Power-Down. Power Management Bits in Control Register
Set as PMGT1 = 1, PMGT0 = 0
Partial Power-Down. Power Management Bits in Control
Register Set as PMGT1 = 1, PMGT0 = 1
Typically 1 µA. Full-Power Down. Power Management Bits in
Control Register Set as PMGT1 = 1, PMGT0 = 0
Partial Power-Down. Power Management Bits in Control
Register Set as PMGT1 = 1, PMGT0 = 1
VDD = 5.5 V: Typically 25 mW (8); SLEEP = VDD
VDD = 3.6 V: Typically 15 mW (5.4); SLEEP = VDD
55
36
27.5
18
55
36
27.5
18
µW typ
µW typ
µW max
µW max
VDD = 5.5 V; SLEEP = 0 V
VDD = 3.6 V; SLEEP = 0 V
VDD = 5.5 V: Typically 5.5 µW; SLEEP = 0 V
VDD = 3.6 V: Typically 3.6 µW; SLEEP = 0 V
V max/min
V max/min
Allowable Offset Voltage Span for Calibration
Allowable Full-Scale Voltage Span for Calibration
4.6 (18)
+0.05 × VREF/–0.05 × VREF
+1.025 × VREF/–0.975 × VREF
(L Versions Only, –40°C to +85°C, 1 MHz CLKIN)
(L Versions Only, 0°C to +70°C, 1.8 MHz CLKIN)
(L Versions Only)
NOTES
1
Temperature ranges as follows: A, B Versions, –40°C to +85°C. For L Versions, A and B Versions f CLKIN = 1 MHz over –40°C to +85°C temperature range,
B Version f CLKIN = 1.8 MHz over 0°C to +70°C temperature range.
2
Specifications apply after calibration.
3
SNR calculation includes distortion and noise components.
4
Sample tested @ +25°C to ensure compliance.
5
All digital inputs @ DGND except for CONVST, SLEEP, CAL, and SYNC @ DVDD. No load on the digital outputs. Analog inputs @ AGND.
6
CLKIN @ DGND when external clock off. All digital inputs @ DGND except for CONVST, SLEEP, CAL, and SYNC @ DVDD. No load on the digital outputs.
Analog inputs @ AGND.
7
The offset and gain calibration spans are defined as the range of offset and gain errors that the AD7853/AD7853L can calibrate. Note also that these are voltage spans
and are not absolute voltages (i.e., the allowable system offset voltage presented at AIN(+) for the system offset error to be adjusted out will be AIN(–) ± 0.05 × VREF,
and the allowable system full-scale voltage applied between AIN(+) and AIN(–) for the system full-scale voltage error to be adjusted out will be VREF ± 0.025 × VREF).
This is explained in more detail in the calibration section of the data sheet.
Specifications subject to change without notice.
REV. B
–3–
AD7853/AD7853L
TIMING
(AV = DV = +3.0 V to +5.5 V; fCLKIN = 4 MHz for AD7853 and 1.8/1 MHz for AD7853L; TA = TMIN to
DD
DD
SPECIFICATIONS1 TMAX, unless otherwise noted)
Limit at TMIN, TMAX
(A, B Versions)
5V
3V
Units
Description
500
4
1.8
1
4
fCLKIN
100
90
4.6
10 (18)
–0.4 tSCLK
⫿0.4 tSCLK
0.6 tSCLK
90
90
115
60
30
0.4 tSCLK
0.4 tSCLK
50
50/0.4 tSCLK
50
50
130
90
2.5 tCLKIN
2.5 tCLKIN
31.25
kHz min
MHz max
MHz max
MHz max
MHz max
MHz max
ns min
ns max
µs max
µs max
ns min
ns min/max
ns min
ns max
ns max
ns max
ns min
ns min
ns min
ns min
ns min
ns min/max
ns max
ns max
ns max
ns max
ns max
ns max
ms typ
Master Clock Frequency
t11A
t127
t13
t148
t15
t16
tCAL9
500
4
1.8
1
4
fCLKIN
100
50
4.6
10 (18)
–0.4 tSCLK
⫿0.4 tSCLK
0.6 tSCLK
50
50
75
40
20
0.4 tSCLK
0.4 tSCLK
30
30/0.4 tSCLK
50
50
90
50
2.5 tCLKIN
2.5 tCLKIN
31.25
tCAL19
27.78
27.78
ms typ
tCAL29
3.47
3.47
ms typ
Parameter
fCLKIN2
fSCLK3
t1 4
t2
tCONVERT
t3
t4
t5 5
t5A5
t6 5
t7
t8
t9 6
t106
t11
L Version, 0°C to +70°C, B Grade Only
L Version, –40°C to +85°C
Interface Modes 1, 2, 3 (External Serial Clock)
Interface Modes 4, 5 (Internal Serial Clock)
CONVST Pulsewidth
CONVST↓ to BUSY↑ Propagation Delay
Conversion Time = 18 tCLKIN
L Version 1.8 (1) MHz CLKIN. Conversion Time = 18 tCLKIN
SYNC↓ to SCLK↓ Setup Time (Noncontinuous SCLK Input)
SYNC↓ to SCLK↓ Setup Time (Continuous SCLK Input)
SYNC↓ to SCLK↓ Setup Time. Interface Mode 4 Only
Delay from SYNC↓ until DOUT 3-State Disabled
Delay from SYNC↓ until DIN 3-State Disabled
Data Access Time After SCLK↓
Data Setup Time Prior to SCLK↑
Data Valid to SCLK Hold Time
SCLK High Pulsewidth (Interface Modes 4 and 5)
SCLK Low Pulsewidth (Interface Modes 4 and 5)
SCLK↑ to SYNC↑ Hold Time (Noncontinuous SCLK)
(Continuous SCLK) Does Not Apply to Interface Mode 3
SCLK↑ to SYNC↑ Hold Time
Delay from SYNC↑ until DOUT 3-State Enabled
Delay from SCLK↑ to DIN Being Configured as Output
Delay from SCLK↑ to DIN Being Configured as Input
CAL↑ to BUSY↑ Delay
CONVST↓ to BUSY↑ Delay in Calibration Sequence
Full Self-Calibration Time, Master Clock Dependent
(125013 tCLKIN)
Internal DAC Plus System Full-Scale Cal Time, Master Clock
Dependent (111114 tCLKIN)
System Offset Calibration Time, Master Clock Dependent
(13899 tCLKIN)
NOTES
Descriptions that refer to SCLK↑ (rising) or SCLK↓ (falling) edges here are with the POLARITY pin HIGH. For the POLARITY pin LOW then the opposite edge of
SCLK will apply.
1
Sample tested at +25°C to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of V DD) and timed from a voltage level of 1.6 V. See
Table X and timing diagrams for different interface modes and calibration.
2
Mark/Space ratio for the master clock input is 40/60 to 60/40.
3
For Interface Modes 1, 2, 3 the SCLK max frequency will be 4 MHz. For Interface Modes 4 and 5 the SCLK will be an output and the frequency will be f CLKIN.
4
The CONVST pulsewidth will apply here only for normal operation. When the part is in power-down mode, a different CONVST pulsewidth will apply (see PowerDown section).
5
Measured with the load circuit of Figure 1 and defined as the time required for the output to cross 0.8 V or 2.4 V.
6
For self-clocking mode (Interface Modes 4, 5) the nominal SCLK high and low times will be 0.5 t SCLK = 0.5 tCLKIN.
7
t12 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time, t 12, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the bus loading.
8
t14 is derived form the measured time taken by the data outputs to change 0.5 V when loaded with the circuit of Figure 1. The measured number is then extrapolated
back to remove the effects of charging or discharging the 100 pF capacitor. This means that the time quoted in the timing characteristics is the true delay of the part
in turning off the output drivers and configuring the DIN line as an input. Once this time has elapsed the user can drive the DIN line knowing that a bus conflict will
not occur.
9
The typical time specified for the calibration times is for a master clock of 4 MHz. For the L version the calibration times will be longer than those quoted here due to
the 1.8/1 MHz master clock.
Specifications subject to change without notice.
–4–
REV. B
AD7853/AD7853L
TYPICAL TIMING DIAGRAMS
1.6mA
Figures 2 and 3 show typical read and write timing diagrams.
Figure 2 shows the reading and writing after conversion in Interface Modes 2 and 3. To attain the maximum sample rate of
100 kHz (AD7853L) or 200 kHz (AD7853) in Interface Modes
2 and 3, reading and writing must be performed during conversion. Figure 3 shows the timing diagram for Interface Modes 4
and 5 with sample rate of 100 kHz (AD7853L) or 200 kHz
(AD7853). At least 400 ns acquisition time must be allowed
(the time from the falling edge of BUSY to the next rising edge
of CONVST) before the next conversion begins to ensure that
the part is settled to the 12-bit level. If the user does not want to
provide the CONVST signal, the conversion can be initiated in
software by writing to the control register.
IOL
TO OUTPUT
PIN
+2.1V
CL
100pF
200mA
IOH
Figure 1. Load Circuit for Digital Output Timing
Specifications
tCONVERT = 4.6ms MAX, 10ms FOR L VERSION
t1 = 100 ns MIN, t5 = 50/90 ns MAX 5V/3V, t7 = 40/60 ns MIN 5V/3V
POLARITY PIN LOGIC HIGH
t1
CONVST (I/P)
tCONVERT
t2
BUSY (O/P)
SYNC (I/P)
t3
SCLK (I/P)
5
6
16
t10
t5
THREESTATE
DOUT (O/P)
t11
t9
1
t6
t6
DB15
DB11
t7
t12
DB0
THREESTATE
t8
DB15
DB0
DB11
Figure 2. AD7853/AD7853L Timing Diagram (Typical Read and Write Operation for Interface Modes 2, 3)
tCONVERT = 4.6ms MAX, 10ms FOR L VERSION
t1 = 100 ns MIN, t5 = 50/90 ns MAX 5V/3V, t7 = 40/60 ns MIN 5V/3V
POLARITY PIN LOGIC HIGH
t1
CONVST (I/P)
tCONVERT
t2
BUSY (O/P)
SYNC (O/P)
t4
5
t5
DOUT (O/P)
t6
THREESTATE
t11
t9
1
SCLK (O/P)
DB15
6
16
t10
t12
DB11
DB0
t7
THREESTATE
t8
DIN (I/P)
DB15
DB11
DB0
Figure 3. AD7853/AD7853L Timing Diagram (Typical Read and Write Operation for Interface Modes 4, 5)
REV. B
–5–
AD7853/AD7853L
ABSOLUTE MAXIMUM RATINGS 1
ORDERING GUIDE
(TA = +25°C unless otherwise noted)
AVDD to AGND . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
DVDD to DGND . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +7 V
AVDD to DVDD . . . . . . . . . . . . . . . . . . . . . . . –0.3 V to +0.3 V
Analog Input Voltage to AGND . . . . –0.3 V to AVDD + 0.3 V
Digital Input Voltage to DGND . . . . –0.3 V to DVDD + 0.3 V
Digital Output Voltage to DGND . . . –0.3 V to DVDD + 0.3 V
REFIN/REFOUT to AGND . . . . . . . . . –0.3 V to AVDD + 0.3 V
Input Current to Any Pin Except Supplies2 . . . . . . . . ± 10 mA
Operating Temperature Range
Commercial (A, B Versions) . . . . . . . . . . . –40°C to +85°C
Storage Temperature Range . . . . . . . . . . . –65°C to +150°C
Junction Temperature . . . . . . . . . . . . . . . . . . . . . . . . . +150°C
Plastic DIP Package, Power Dissipation . . . . . . . . . . 450 mW
θJA Thermal Impedance . . . . . . . . . . . . . . . . . . . . . 105°C/W
θJC Thermal Impedance . . . . . . . . . . . . . . . . . . . . 34.7°C/W
Lead Temperature, (Soldering, 10 sec) . . . . . . . . . . +260°C
SOIC, SSOP Package, Power Dissipation . . . . . . . . . 450 mW
θJA Thermal Impedance . . . 75°C/W (SOIC) 115°C/W (SSOP)
θJC Thermal Impedance . . . . 25°C/W (SOIC) 35°C/W (SSOP)
Lead Temperature, Soldering
Vapor Phase (60 sec) . . . . . . . . . . . . . . . . . . . . . . +215°C
Infrared (15 sec) . . . . . . . . . . . . . . . . . . . . . . . . . . +220°C
ESD . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . >3 kV
Linearity
Error
(LSB)1
Model
AD7853AN
±1
AD7853BN
± 1/2
AD7853LAN3
±1
±1
AD7853LBN3
AD7853AR
±1
AD7853BR
± 1/2
±1
AD7853LAR3
AD7853LBR3
±1
AD7853ARS
±1
±1
AD7853LARS3
EVAL-AD7853CB4
EVAL-CONTROL BOARD5
Power
Dissipation
(mW)
Package
Options2
20
20
6.85
6.85
20
20
6.85
6.85
6.85
6.85
N-24
N-24
N-24
N-24
R-24
R-24
R-24
R-24
RS-24
RS-24
NOTES
1
Linearity error refers to the integral linearity error.
2
N = Plastic DIP; R = SOIC; RS = SSOP.
3
L signifies the low power version.
4
This can be used as a stand-alone evaluation board or in conjunction with the
EVAL-CONTROL BOARD for evaluation/demonstration purposes.
5
This board is a complete unit allowing a PC to control and communicate with
all Analog Devices, Inc. evaluation boards ending in the CB designators.
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those listed in the operational
sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
2
Transient currents of up to 100 mA will not cause SCR latch-up.
PIN CONFIGURATIONS
DIP, SOIC AND SSOP
CONVST
1
24 SYNC
BUSY
2
23 SCLK
SLEEP
3
22 CLKIN
REFIN /REFOUT
4
21 DIN
AVDD
5
AD7853/53L
20 DOUT
AGND
6
TOP VIEW
(Not to Scale)
19 DGND
CREF1
7
18 DVDD
CREF2
8
17 CAL
AIN(+)
9
16 SM2
AIN(–) 10
15 SM1
NC 11
AGND 12
14 POLARITY
13 AMODE
NC = NO CONNECT
–6–
REV. B
AD7853/AD7853L
PIN FUNCTION DESCRIPTIONS
Pin
Mnemonic
Description
1
CONVST
2
BUSY
3
SLEEP
4
REFIN/
REFOUT
Convert Start. Logic Input. A low to high transition on this input puts the track/hold into its hold mode and
starts conversion. When this input is not used, it should be tied to DVDD.
Busy Output. The busy output is triggered high by the falling edge of CONVST or rising edge of CAL, and
remains high until conversion is completed. BUSY is also used to indicate when the AD7853/AD7853L has
completed its on-chip calibration sequence.
Sleep Input/Low Power Mode. A Logic 0 initiates a sleep and all circuitry is powered down including the
internal voltage reference provided there is no conversion or calibration being performed. Calibration data
is retained. A Logic 1 results in normal operation. See Power-Down section for more details.
Reference Input/Output. This pin is connected to the internal reference through a series resistor and is the
reference source for the analog-to-digital converter. The nominal reference voltage is 2.5 V and this appears
at the pin. This pin can be overdriven by an external reference or can be taken as high as AVDD. When this
pin is tied to AVDD, or when an externally applied reference approaches AVDD, the CREF1 pin should also be
tied to AVDD.
Analog Positive Supply Voltage, +3.0 V to +5.5 V.
Analog Ground. Ground reference for track/hold, reference and DAC.
Reference Capacitor (0.1 µF multilayer ceramic). This external capacitor is used as a charge source for the
internal DAC. The capacitor should be tied between the pin and AGND.
Reference Capacitor (0.01 µF ceramic disc). This external capacitor is used in conjunction with the on-chip
reference. The capacitor should be tied between the pin and AGND.
Analog Input. Positive input of the pseudo-differential analog input. Cannot go below AGND or above
AVDD at any time, and cannot go below AIN(–) when the unipolar input range is selected.
Analog Input. Negative input of the pseudo-differential analog input. Cannot go below AGND or above
AVDD at any time.
No Connect Pin.
Analog Mode Pin. This pin allows two different analog input ranges to be selected. A Logic 0 selects range
0 to VREF (i.e., AIN(+) – AIN(–) = 0 to VREF). In this case AIN(+) cannot go below AIN(–) and
AIN(–) cannot go below AGND. A Logic 1 selects range –VREF/2 to +VREF/2 (i.e., AIN(+) – AIN(–) =
–VREF/2 to +VREF/2). In this case AIN(+) cannot go below AGND so that AIN(–) needs to be biased to
+VREF/2 to allow AIN(+) to go from 0 V to +VREF V.
Serial Clock Polarity. This pin determines the active edge of the serial clock (SCLK). Toggling this pin will
reverse the active edge of the serial clock (SCLK). A Logic 1 means that the serial clock (SCLK) idles high
and a Logic 0 means that the serial clock (SCLK) idles low. It is best to refer to the timing diagrams and
Table IX for the SCLK active edges.
Serial Mode Select Pin. This pin is used in conjunction with the SM2 pin to give different modes of operation as described in Table X.
Serial Mode Select Pin. This pin is used in conjunction with the SM1 pin to give different modes of operation as described in Table X.
Calibration Input. This pin has an internal pull-up current source of 0.15 µA. A Logic 0 on this pin resets
all calibration control logic and initiates a calibration on its rising edge. There is the option of connecting a
10 nF capacitor from this pin to DGND to allow for an automatic self-calibration on power-up. This input
overrides all other internal operations. If the autocalibration is not required, this pin should be tied to a
logic high.
Digital Supply Voltage, +3.0 V to +5.5 V.
Digital Ground. Ground reference point for digital circuitry.
Serial Data Output. The data output is supplied to this pin as a 16-bit serial word.
Serial Data Input. The data to be written is applied to this pin in serial form (16-bit word). This pin can act
as an input pin or as a I/O pin depending on the serial interface mode the part is in (see Table X).
Master Clock Signal for the device (4 MHz for AD7853, 1.8 MHz for AD7853L). Sets the conversion and
calibration times.
Serial Port Clock. Logic input/output. The SCLK pin is configured as an input or output, dependent on the
type of serial data transmission (self-clocking or external-clocking) that has been selected by the SM1 and
SM2 pins. The SCLK idles high or low depending on the state of the POLARITY pin.
This pin can be an input level triggered active low (similar to a chip select in one case and to a frame sync
in the other) or an output (similar to a frame sync) pin depending on SM1, SM2 (see Table X).
5
AVDD
6, 12 AGND
7
CREF1
8
CREF2
9
AIN(+)
10
AIN(–)
11
13
NC
AMODE
14
POLARITY
15
SM1
16
SM2
17
CAL
18
19
20
21
DVDD
DGND
DOUT
DIN
22
CLKIN
23
SCLK
24
SYNC
REV. B
–7–
AD7853/AD7853L
Total Harmonic Distortion
Total harmonic distortion (THD) is the ratio of the rms sum of
harmonics to the fundamental. For the AD7853/AD7853L, it is
defined as:
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation from a straight line passing
through the endpoints of the ADC transfer function. The endpoints of the transfer function are zero scale, a point 1/2 LSB
below the first code transition, and full scale, a point 1/2 LSB
above the last code transition.
2
THD (dB) = 20 log
Differential Nonlinearity
This is the difference between the measured and the ideal 1 LSB
change between any two adjacent codes in the ADC.
2
2
2
2
(V 2 +V 3 +V 4 +V 5 +V 6 )
V1
where V1 is the rms amplitude of the fundamental and V2, V3,
V4, V5 and V6 are the rms amplitudes of the second through the
sixth harmonics.
Total Unadjusted Error
This is the deviation of the actual code from the ideal code
taking all errors into account (Gain, Offset, Integral Nonlinearity,
and other errors) at any point along the transfer function.
Peak Harmonic or Spurious Noise
Peak harmonic or spurious noise is defined as the ratio of the
rms value of the next largest component in the ADC output
spectrum (up to fS/2 and excluding dc) to the rms value of the
fundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for parts
where the harmonics are buried in the noise floor, it will be a
noise peak.
Unipolar Offset Error
This is the deviation of the first code transition (00 . . . 000 to
00 . . . 001) from the ideal AIN(+) voltage (AIN(–) + 1/2 LSB)
when operating in the unipolar mode.
Positive Full-Scale Error
This applies to the unipolar and bipolar modes and is the deviation of the last code transition from the ideal AIN(+) voltage
(AIN(–) + Full Scale – 1.5 LSB) after the offset error has been
adjusted out.
Intermodulation Distortion
With inputs consisting of sine waves at two frequencies, fa and
fb, any active device with nonlinearities will create distortion
products at sum and difference frequencies of mfa ± nfb where
m, n = 0, 1, 2, 3, etc. Intermodulation distortion terms are
those for which neither m nor n are equal to zero. For example,
the second order terms include (fa + fb) and (fa – fb), while the
third order terms include (2fa + fb), (2fa – fb), (fa + 2fb) and
(fa – 2fb).
Negative Full-Scale Error
This applies to the bipolar mode only and is the deviation of the
first code transition (10 . . . 000 to 10 . . . 001) from the ideal
AIN(+) voltage (AIN(–) – VREF/2 + 0.5 LSB).
Bipolar Zero Error
This is the deviation of the midscale transition (all 1s to all 0s)
from the ideal AIN(+) voltage (AIN(–) – 1/2 LSB).
Testing is performed using the CCIF standard where two input
frequencies near the top end of the input bandwidth are used. In
this case, the second order terms are usually distanced in frequency from the original sine waves while the third order terms
are usually at a frequency close to the input frequencies. As a
result, the second and third order terms are specified separately.
The calculation of the intermodulation distortion is as per the
THD specification where it is the ratio of the rms sum of the
individual distortion products to the rms amplitude of the sum
of the fundamentals expressed in dBs.
Track/Hold Acquisition Time
The track/hold amplifier returns into track mode and the end of
conversion. Track/Hold acquisition time is the time required for
the output of the track/hold amplifier to reach its final value,
within ± 1/2 LSB, after the end of conversion.
Signal to (Noise + Distortion) Ratio
This is the measured ratio of signal to (noise + distortion) at the
output of the A/D converter. The signal is the rms amplitude of
the fundamental. Noise is the sum of all nonfundamental signals up to half the sampling frequency (fS/2), excluding dc. The
ratio is dependent on the number of quantization levels in the
digitization process; the more levels, the smaller the quantization noise. The theoretical signal to (noise + distortion) ratio for
an ideal N-bit converter with a sine wave input is given by:
Signal to (Noise + Distortion) = (6.02 N +1.76) dB
Thus for a 12-bit converter, this is 74 dB.
–8–
REV. B
AD7853/AD7853L
ON-CHIP REGISTERS
The AD7853/AD7853L powers up with a set of default conditions, and the user need not ever write to the device. In this case the
AD7853/AD7853L will operate as a Read-Only ADC. The AD7853/AD7853L still retains the flexibility for performing a full powerdown, and a full self-calibration. Note that the DIN pin should be tied to DGND for operating the AD7853/AD7853L as a ReadOnly ADC.
Extra features and flexibility such as performing different power-down options, different types of calibrations including system calibration, and software conversion start can be selected by writing to the part.
The AD7853/AD7853L contains a Control register, ADC output data register, Status register, Test register and 10 Calibration registers. The control register is write-only, the ADC output data register and the status register are read-only, and the test and
calibration registers are both read/write registers. The test register is used for testing the part and should not be written to.
Addressing the On-Chip Registers
Writing
A write operation to the AD7853/AD7853L consists of 16 bits. The two MSBs, ADDR0 and ADDR1, are decoded to determine
which register is addressed, and the subsequent 14 bits of data are written to the addressed register. It is not until all 16 bits are written that the data is latched into the addressed register. Table I shows the decoding of the address bits, while Figure 4 shows the overall write register hierarchy.
Table I. Write Register Addressing
ADDR1
ADDR0
Comment
0
0
This combination does not address any register so the subsequent 14 data bits are ignored.
0
1
This combination addresses the TEST REGISTER. The subsequent 14 data bits are written to the test register.
1
0
This combination addresses the CALIBRATION REGISTERS. The subsequent 14 data bits are written
to the selected calibration register.
1
1
This combination addresses the CONTROL REGISTER. The subsequent 14 data bits are written to the
control register.
Reading
To read from the various registers the user must first write to Bits 6 and 7 in the Control Register, RDSLT0 and RDSLT1. These
bits are decoded to determine which register is addressed during a read operation. Table II shows the decoding of the read address
bits while Figure 5 shows the overall read register hierarchy. The power-up status of these bits is 00 so that the default read will be
from the ADC output data register.
Once the read selection bits are set in the control register all subsequent read operations that follow will be from the selected register
until the read selection bits are changed in the control register.
Table II. Read Register Addressing
RDSLT1
RDSLT0
Comment
0
0
All successive read operations will be from ADC OUTPUT DATA REGISTER. This is the power-up
default setting. There will always be four leading zeros when reading from the ADC output data register.
0
1
All successive read operations will be from TEST REGISTER.
1
0
All successive read operations will be from CALIBRATION REGISTERS.
1
1
All successive read operations will be from STATUS REGISTER.
RDSLT1, RDSLT0
DECODE
ADDR1, ADDR0
DECODE
01
10
TEST
REGISTER
GAIN(1)
OFFSET(1)
DAC(8)
CALSLT1, CALSLT0
DECODE
00
GAIN(1)
OFFSET(1)
01
00
11
CALIBRATION
REGISTERS
OFFSET(1)
10
ADC OUTPUT
DATA REGISTER
CONTROL
REGISTER
11
CALSLT1, CALSLT0
DECODE
10
TEST
REGISTER
GAIN(1)
OFFSET(1)
DAC(8)
GAIN(1)
Figure 4. Write Register Hierarchy/Address Decoding
REV. B
01
00
11
CALIBRATION
REGISTERS
GAIN(1)
OFFSET(1)
01
OFFSET(1)
10
STATUS
REGISTER
GAIN(1)
11
Figure 5. Read Register Hierarchy/Address Decoding
–9–
AD7853/AD7853L
CONTROL REGISTER
The arrangement of the control register is shown below. The control register is a write only register and contains 14 bits of data. The
control register is selected by putting two 1s in ADDR1 and ADDR0. The function of the bits in the control register are described
below. The power-up status of all bits is 0.
MSB
ZERO
ZERO
ZERO
ZERO
PMGT1
PMGT0
RDSLT1
RDSLT0
2/3 MODE
CONVST
CALMD
CALSLT1
CALSLT0
STCAL
LSB
Control Register Bit Function Descriptions
Bit
Mnemonic
Comment
13
12
11
10
ZERO
ZERO
ZERO
ZERO
These four bits must be set to 0 when writing to the control register.
9
8
PMGT1
PMGT0
Power Management Bits. These two bits are used with the SLEEP pin for putting the part into various
power-down modes (See Power-Down section for more details).
7
6
RDSLT1
RDSLT0
These two bits determine which register is addressed for the read operations. See Table II.
5
2/3 MODE
Interface Mode Select Bit. With this bit set to 0, Interface Mode 2 is enabled. With this bit set to 1,
Interface Mode 1 is enabled where DIN is used as an output as well as an input. This bit is set to 0 by
default after every read cycle; thus when using Interface Mode 1, this bit needs to be set to 1 in every
write cycle.
4
CONVST
Conversion Start Bit. A logic one in this bit position starts a single conversion, and this bit is automatically reset to 0 at the end of conversion. This bit may also used in conjunction with system calibration
(see Calibration Section on page 21).
3
CALMD
Calibration Mode Bit. A 0 here selects self-calibration and a 1 selects a system calibration (see Table III).
2
1
0
CALSLT1
CALSLT0
STCAL
Calibration Selection Bits and Start Calibration Bit. These bits have two functions.
With the STCAL bit set to 1, the CALSLT1 and CALSLT0 bits determine the type of calibration performed by the part (see Table III). The STCAL bit is automatically reset to 0 at the end of calibration.
With the STCAL bit set to 0, the CALSLT1 and CALSLT0 bits are decoded to address the calibration
register for read/write of calibration coefficients (see section on the calibration registers for more details).
Table III. Calibration Selection
CALMD
CALSLT1
CALSLT0
Calibration Type
0
0
0
A full internal calibration is initiated where the internal DAC is calibrated followed by the
internal gain error and finally the internal offset error is calibrated out. This is the default setting.
0
0
1
Here the internal gain error is calibrated out followed by the internal offset error calibrated
out.
0
1
0
This calibrates out the internal offset error only.
0
1
1
This calibrates out the internal gain error only.
1
0
0
A full system calibration is initiated here where first the internal DAC is calibrated, followed by the system gain error, and finally the system offset error is calibrated out.
1
0
1
Here the system gain error is calibrated out followed by the system offset error.
1
1
0
This calibrates out the system offset error only.
1
1
1
This calibrates out the system gain error only.
–10–
REV. B
AD7853/AD7853L
STATUS REGISTER
The arrangement of the status register is shown below. The status register is a read-only register and contains 16 bits of data. The
status register is selected by first writing to the control register and putting two 1s in RDSLT1 and RDSLT0. The function of the
bits in the status register are described below. The power-up status of all bits is 0.
START
WRITE TO CONTROL REGISTER
SETTING RDSLT0 = RDSLT1 = 1
READ STATUS REGISTER
Figure 6. Flowchart for Reading the Status Register
MSB
ZERO
BUSY
ZERO
ZERO
ZERO
ZERO
PMGT1
PMGT0
RDSLT1
RDSLT0
2/3 MODE
X
CALMD
CALSLT1
CALSLT0
STCAL
LSB
Status Register Bit Function Descriptions
Bit
Mnemonic
Comment
15
ZERO
This bit is always 0.
14
BUSY
Conversion/Calibration Busy Bit. When this bit is 1, it indicates that there is a conversion or calibration in
progress. When this bit is 0, no conversion or calibration is in progress.
13
12
11
10
ZERO
ZERO
ZERO
ZERO
These four bits are always 0.
9
8
PMGT1
PMGT0
Power Management Bits. These bits, along with the SLEEP pin, will indicate whether or not the part is in a
power-down mode. See Table VI in Power-Down Section for description.
7
6
RDSLT1
RDSLT0
Both of these bits are always 1, indicating it is the status register that is being read. See Table II.
5
2/3 MODE
Interface Mode Select Bit. With this bit at 0, the device is in Interface Mode 2. With this bit at 1, the device
is in Interface Mode 1. This bit is reset to 0 after every read cycle.
4
X
Don’t care bit.
3
CALMD
Calibration Mode Bit. A 0 in this bit indicates a self-calibration is selected; a 1 in this bit indicates a system
calibration is selected (see Table III).
2
1
0
CALSLT1
CALSLT0
STCAL
Calibration Selection Bits and Start Calibration Bit. The STCAL bit is read as a 1 if a calibration is in
progress and as a 0 if no calibration is in progress. The CALSLT1 and CALSLT0 bits indicate
which of the calibration registers are addressed for reading and writing (see section on the Calibration
Registers for more details).
REV. B
–11–
AD7853/AD7853L
CALIBRATION REGISTERS
The AD7853/AD7853L has ten calibration registers in all, eight for the DAC, one for the offset and one for gain. Data can be written to or read from all ten calibration registers. In self- and system calibration the part automatically modifies the calibration registers; only if the user needs to modify the calibration registers should an attempt be made to read from and write to the calibration
registers.
Addressing the Calibration Registers
The calibration selection bits in the control register CALSLT1 and CALSLT0 determine which of the calibration registers are addressed (See Table IV). The addressing applies to both the read and write operations for the calibration registers. The user should
not attempt to read from and write to the calibration registers at the same time.
Table IV. Calibration Register Addressing
CALSLT1
0
0
1
1
CALSLT0
0
1
0
1
Comment
This combination addresses the Gain (1), Offset (1) and DAC Registers (8). Ten registers in total.
This combination addresses the Gain (1) and Offset (1) Registers. Two registers in total.
This combination addresses the Offset Register. One register in total.
This combination addresses the Gain Register. One register in total.
Writing to/Reading from the Calibration Registers
For writing to the calibration registers a write to the control
register is required to set the CALSLT0 and CALSLT1 bits.
For reading from the calibration registers a write to the control
register is required to set the CALSLT0 and CALSLT1 bits,
but also to set the RDSLT1 and RDSLT0 bits to 10 (this addresses the calibration registers for reading). The calibration
register pointer is reset on writing to the control register setting
the CALSLT1 and CALSLT0 bits, or upon completion of all
the calibration register write/read operations. When reset it
points to the first calibration register in the selected write/read
sequence. The calibration register pointer will point to the gain
calibration register upon reset in all but one case, this case
being where the offset calibration register is selected on its own
(CALSLT1 = 1, CALSLT0 = 0). Where more than one calibration register is being accessed, the calibration register pointer
will be automatically incremented after each calibration register
write/read operation. The order in which the ten calibration
registers are arranged is shown in Figure 7. The user may abort
at any time before all the calibration register write/read operations are completed, and the next control register write operation will reset the calibration register pointer. The flowchart in
Figure 8 shows the sequence for writing to the calibration registers and Figure 9 for reading.
When reading from the calibration registers there will always be
two leading zeros for each of the registers. When operating in
serial Interface Mode 1, the read operations to the calibration
registers cannot be aborted. The full number of read operations
must be completed (see section on serial Interface Mode 1 timing for more detail).
CALIBRATION REGISTERS
CAL REGISTER
ADDRESS POINTER
GAIN REGISTER
(1)
OFFSET REGISTER
(2)
DAC 1st MSB REGISTER
(3)
START
WRITE TO CONTROL REGISTER SETTING STCAL = 0
AND CALSLT1, CALSLT0 = 00, 01, 10, 11
CAL REGISTER POINTER IS
AUTOMATICALLY RESET
WRITE TO CAL REGISTER
(ADDR1 = 1, ADDR0 = 0)
CAL REGISTER POINTER IS
AUTOMATICALLY INCREMENTED
LAST
REGISTER
WRITE
OPERATION
OR
ABORT
?
NO
YES
DAC 8th MSB REGISTER
(10)
FINISHED
CALIBRATION REGISTER ADDRESS POINTER POSITION IS
DETERMINED BY THE NUMBER OF CALIBRATION REGISTERS
ADDRESSED AND THE NUMBER OF READ/WRITE OPERATIONS.
Figure 8. Flowchart for Writing to the Calibration Registers
Figure 7. Calibration Register Arrangement
–12–
REV. B
AD7853/AD7853L
This gives a resolution of ± 0.0006% of VREF approximately.
More accurately the resolution is ± (0.05 × VREF)/213 volts =
± 0.015 mV, with a 2.5 V reference. The maximum offset that
can be compensated for is ± 5% of the reference voltage, which
equates to ± 125 mV with a 2.5 V reference and ± 250 mV with a
5 V reference.
START
WRITE TO CONTROL REGISTER SETTING STCAL = 0, RDSLT1 = 1,
RDSLT0 = 0, AND CALSLT1, CALSLT0 = 00, 01, 10, 11
Q. If a +20 mV offset is present in the analog input signal and the
reference voltage is 2.5 V, what code needs to be written to the
offset register to compensate for the offset ?
CAL REGISTER POINTER IS
AUTOMATICALLY RESET
A. 2.5 V reference implies that the resolution in the offset
register is 5% × 2.5 V/213 = 0.015 mV. +20 mV/0.015 mV
= 1310.72; rounding to the nearest number gives 1311. In
binary terms this is 0101 0001 1111, therefore decrease the
offset register by 0101 0001 1111.
READ CAL REGISTER
CAL REGISTER POINTER IS
AUTOMATICALLY INCREMENTED
LAST
REGISTER
READ
OPERATION
OR
ABORT
?
This method of compensating for offset in the analog input
signal allows for fine tuning the offset compensation. If the
offset on the analog input signal is known, there will be no need
to apply the offset voltage to the analog input pins and do a
system calibration. The offset compensation can take place in
software.
NO
Adjusting the Gain Calibration Register
YES
FINISHED
Figure 9. Flowchart for Reading from the Calibration
Registers
Adjusting the Offset Calibration Register
The offset calibration register contains 16 bits, two leading zeros
and 14 data bits. By changing the contents of the offset register,
different amounts of offset on the analog input signal can be
compensated for. Increasing the number in the offset calibration register compensates for negative offset on the analog input
signal, and decreasing the number in the offset calibration register compensates for positive offset on the analog input signal.
The default value of the offset calibration register is 0010 0000
0000 0000 approximately. This is not an exact value, but the
value in the offset register should be close to this value. Each of
the 14 data bits in the offset register is binary weighted; the
MSB has a weighting of 5% of the reference voltage, the MSB-1
has a weighting of 2.5%, the MSB-2 has a weighting of 1.25%,
and so on down to the LSB, which has a weighting of 0.0006%.
REV. B
The gain calibration register contains 16 bits, two leading 0s
and 14 data bits. The data bits are binary weighted as in the
offset calibration register. The gain register value is effectively
multiplied by the analog input to scale the conversion result
over the full range. Increasing the gain register compensates for
a smaller analog input range and decreasing the gain register
compensates for a larger input range. The maximum analog
input range that the gain register can compensate for is 1.025
times the reference voltage, and the minimum input range is
0.975 times the reference voltage.
–13–
AD7853/AD7853L
edge of CONVST occurs at least 10 ns typically before this
CLKIN edge. The conversion cycle will take 16.5 CLKIN
periods from this CLKIN falling edge. If the 10 ns setup time is
not met, the conversion will take 17.5 CLKIN periods. The
maximum specified conversion time is 4.6 µs for the AD7853
(18 tCLKIN, CLKIN = 4 MHz) and 10 µs for the AD7853L (18
tCLKIN, CLKIN = 1.8 MHz). When a conversion is completed,
the BUSY output goes low, and then the result of the conversion can be read by accessing the data through the serial interface. To obtain optimum performance from the part, the read
operation should not occur during the conversion or 400␣ ns
prior to the next CONVST rising edge. However, the maximum
throughput rates are achieved by reading/writing during conversion, and reading/writing during conversion is likely to degrade
the Signal to (Noise + Distortion) by only 0.5 dBs. The AD7853
can operate at throughput rates up to 200 kHz, 100 kHz for
the AD7853L. For the AD7853/AD7853L a conversion takes
18 CLKIN periods, 2 CLKIN periods are needed for the
acquisition time giving a full cycle time of 5 µs (= 200 kHz,
CLKIN = 4 MHz). For the AD7853L 100 kHz throughput can
be obtained as follows: the CLKIN and CONVST signals are
arranged to give a conversion time of 16.5 CLKIN periods as
described above, 1.5 CLKIN periods are allowed for the acquisition time. This gives a full cycle time of 10 µs (= 100 kHz,
CLKIN = 1.8 MHz). When using the software conversion start
for maximum throughput, the user must ensure the control register
write operation extends beyond the falling edge of BUSY. The
falling edge of BUSY resets the CONVST bit to 0 and allows it to
be reprogrammed to 1 to start the next conversion.
CIRCUIT INFORMATION
The AD7853/AD7853L is a fast, 12-bit single supply A/D converter. The part requires an external 4 MHz/1.8 MHz master
clock (CLKIN), two CREF capacitors, a CONVST signal to start
conversion and power supply decoupling capacitors. The part
provides the user with track/hold, on-chip reference, calibration
features, A/D converter and serial interface logic functions on a
single chip. The A/D converter section of the AD7853/AD7853L
consists of a conventional successive-approximation converter
based around a capacitor DAC. The AD7853/AD7853L accepts
an analog input range of 0 to +VDD where the reference can be
tied to VDD. The reference input to the part is buffered on-chip.
A major advantage of the AD7853/AD7853L is that a conversion can be initiated in software as well as applying a signal to
the CONVST pin. Another innovative feature of the AD7853/
AD7853L is self-calibration on power-up, which is initiated
having a capacitor from the CAL pin to AGND, to give superior
dc accuracy (See Automatic Calibration on Power-Up section).
The part is available in a 24-lead SSOP package, which offers
the user considerable space-saving advantages over alternative
solutions. The AD7853L version typically consumes only 5.5 mW,
making it ideal for battery-powered applications.
CONVERTER DETAILS
The master clock for the part must be applied to the CLKIN
pin. Conversion is initiated on the AD7853/AD7853L by pulsing the CONVST input or by writing to the control register and
setting the CONVST bit to 1. On the rising edge of CONVST
(or at the end of the control register write operation), the onchip track/hold goes from track to hold mode. The falling edge
of the CLKIN signal which follows the rising edge of the edge of
CONVST signal initiates the conversion, provided the rising
4MHz/1.8MHz OSCILLATOR
ANALOG SUPPLY
+3V TO +5V
MASTER CLOCK INPUT
10mF
0.1mF
0.1mF
AVDD
0V TO 2.5V
INPUT
CONVERSION
START INPUT
DVDD
AIN(+)
AIN(–)
UNIPOLAR
RANGE
OSCILLOSCOPE
CLKIN
AMODE
SCLK
CREF1
0.1mF
CH1
SERIAL CLOCK OUTPUT
CONVST
CH2
CREF2
AD7853/53L
0.01mF
SYNC
FRAME SYNC OUTPUT
DOUT
SLEEP
DVDD
200kHz/100kHz PULSE
GENERATOR
POLARITY
CH3
CH4
SERIAL DATA OUTPUT
DIN
CAL
0.01mF
SM1
DVDD
AGND
DIN AT DGND
=> NO WRITING
TO DEVICE
4 LEADING ZEROS
FOR ADC DATA
SM2
AUTO CAL ON
POWER-UP
DGND
0.1mF
AD780/REF-192
SERIAL MODE
SELECTION BITS
REFIN/REFOUT
INTERNAL/EXTERNAL
REFERENCE
OPTIONAL EXTERNAL
REFERENCE
Figure 10. Typical Circuit
–14–
REV. B
AD7853/AD7853L
TYPICAL CONNECTION DIAGRAM
DC/AC Applications
Figure 10 shows a typical connection diagram for the AD7853/
AD7853L. The DIN line is tied to DGND so that no data is
written to the part. The AGND and the DGND pins are connected together at the device for good noise suppression. The
CAL pin has a 0.01 µF capacitor to enable an automatic selfcalibration on power-up. The SCLK and SYNC are configured
as outputs by having SM1 and SM2 at DVDD. The conversion
result is output in a 16-bit word with four leading zeros followed
by the MSB of the 12-bit result. Note that after the AVDD and
DVDD power-up, the part will require approximately 150 ms for
the internal reference to settle and for the automatic calibration
on power-up to be completed.
For dc applications high source impedances are acceptable,
provided there is enough acquisition time between conversions
to charge the 20 pF capacitor. The acquisition time can be
calculated from the above formula for different source impedances. For example with RIN = 5 kΩ, the required acquisition
time will be 922 ns.
ANALOG INPUT
The equivalent circuit of the analog input section is shown in
Figure 11. During the acquisition interval the switches are both
in the track position and the AIN(+) charges the 20 pF capacitor through the 125 Ω resistance. On the rising edge of CONVST
switches SW1 and SW2 go into the hold position retaining
charge on the 20 pF capacitor as a sample of the signal on
AIN(+). The AIN(–) is connected to the 20 pF capacitor, and
this unbalances the voltage at Node A at the input of the comparator. The capacitor DAC adjusts during the remainder of the
conversion cycle to restore the voltage at Node A to the correct
value. This action transfers a charge, representing the analog
input signal, to the capacitor DAC which in turn forms a digital
representation of the analog input signal. The voltage on the
AIN(–) pin directly influences the charge transferred to the
capacitor DAC at the hold instant. If this voltage changes during the conversion period, the DAC representation of the analog
input voltage will be altered. Therefore it is most important that
the voltage on the AIN(–) pin remains constant during the conversion period. Furthermore, it is recommended that the AIN(–)
pin is always connected to AGND or to a fixed dc voltage.
When no amplifier is used to drive the analog input the source
impedance should be limited to low values. The maximum
source impedance will depend on the amount of total harmonic
distortion (THD) that can be tolerated. The THD will increase
as the source impedance increases and performance will degrade.
Figure 12 shows a graph of the Total Harmonic Distortion vs.
analog input signal frequency for different source impedances.
With the setup as in Figure 13, the THD is at the –90 dB level.
With a source impedance of 1 kΩ and no capacitor on the AIN(+)
pin, the THD increases with frequency.
–72
THD VS. FREQUENCY FOR DIFFERENT
SOURCE IMPEDANCES
–76
THD – dB
For applications where power consumption is a major concern,
the SLEEP pin can be connected to DGND. See Power-Down
section for more detail on low power applications.
For ac applications, removing high frequency components from
the analog input signal is recommended by use of an RC lowpass filter on the AIN(+) pin, as shown in Figure 13. In applications where harmonic distortion and signal to noise ratio are
critical, the analog input should be driven from a low impedance
source. Large source impedances will significantly affect the ac
performance of the ADC. This may necessitate the use of an
input buffer amplifier. The choice of the op amp will be a function of the particular application.
–80
RIN = 1kV
–84
RIN = 50V, 10nF
AS IN FIGURE 13
–88
125V
TRACK
AIN(+)
125V
HOLD
–92
CAPACITOR
DAC
SW1
AIN(–)
0
20pF
SW2
COMPARATOR
HOLD
CREF2
Figure 11. Analog Input Equivalent Circuit
Acquisition Time
The track and hold amplifier enters its tracking mode on the
falling edge of the BUSY signal. The time required for the track
and hold amplifier to acquire an input signal will depend on
how quickly the 20 pF input capacitance is charged. The acquisition time is calculated using the formula:
tACQ = 9 × (RIN + 125 Ω) × 20 pF
where RIN is the source impedance of the input signal, and 125 Ω,
20 pF is the input R, C.
REV. B
40
60
INPUT FREQUENCY – kHz
80
100
Figure 12. THD vs. Analog Input Frequency
NODE A
TRACK
20
In a single supply application (both 3 V and 5 V), the V+ and
V– of the op amp can be taken directly from the supplies to the
AD7853/AD7853L which eliminates the need for extra external
power supplies. When operating with rail-to-rail inputs and
outputs at frequencies greater than 10 kHz, care must be taken
in selecting the particular op amp for the application. In particular, for single supply applications the input amplifiers should be
connected in a gain of –1 arrangement to get the optimum performance. Figure 13 shows the arrangement for a single supply
application with a 50 Ω and 10 nF low-pass filter (cutoff frequency 320 kHz) on the AIN(+) pin. Note that the 10 nF is a
capacitor with good linearity to ensure good ac performance.
Recommended single supply op amps are the AD820 and the
AD820-3 V.
–15–
AD7853/AD7853L
+3V TO +5V
0.1mF
10mF
10kV
VIN
–VREF/2 TO +VREF/2
VREF/2
10kV
10kV
VIN = 0 TO VREF
V+
50V
IC1
AD820
V–
AD820-3V
10kV
VREF/2
TO AIN(+) OF
10nF AD7853/AD7853L
(NPO)
AIN(+)
Figure 13. Analog Input Buffering
DOUT
AIN(–)
2S
COMPLEMENT
FORMAT
AD7853/AD7853L
DVDD
BIPOLAR
ANALOG
INPUT RANGE
SELECTED
TRACK AND HOLD
AMPLIFIER
AMODE
Figure 15. ±VREF/2 about VREF/2 Bipolar Input Configuration
Input Ranges
The analog input range for the AD7853/AD7853L is 0 V to
VREF in both the unipolar and bipolar ranges.
OUTPUT
CODE
The only difference between the unipolar range and the bipolar
range is that in the bipolar range the AIN(–) has to be biased up
to +VREF/2 and the output coding is twos complement (See
Table V and Figures 14 and 15). The unipolar or bipolar mode
is selected by the AMODE pin (0 for the unipolar range and 1
for the bipolar range).
111...111
111...110
111...101
111...100
Table V. Analog Input Connections
000...011
Analog Input
Range
0 V to VREF
± VREF/22
1
Input Connections Connection
AIN(+) AIN(–) Diagram
AMODE
VIN
VIN
AGND
VREF/2
Figure 14
Figure 15
1LSB =
FS
4096
000...010
000...001
000...000
DGND
DVDD
0V 1LSB
+FS –1LSB
VIN = (AIN(+) – AIN(–)), INPUT VOLTAGE
NOTES
1
Output code format is straight binary.
2
Range is ± VREF/2 biased about V REF/2. Output code format is twos complement.
Note that the AIN(–) pin on the AD7853/AD7853L can be
biased up above AGND in the unipolar mode also, if required.
The advantage of biasing the lower end of the analog input
range away from AGND is that the user does not have to have
the analog input swing all the way down to AGND. This has the
advantage in true single supply applications that the input amplifier does not have to swing all the way down to AGND. The
upper end of the analog input range is shifted up by the same
amount. Care must be taken so that the bias applied does not
shift the upper end of the analog input above the AVDD supply.
In the case where the reference is the supply, AVDD, the AIN(–)
must be tied to AGND in unipolar mode.
Figure 16. Unipolar Transfer Characteristic
Figure 15 shows the AD7853/AD7853L’s ± VREF/2 bipolar analog input configuration (where AIN(+) cannot go below 0 V so
for the full bipolar range then the AIN(–) pin should be biased
to +VREF/2). Once again the designed code transitions occur
midway between successive integer LSB values. The output
coding is twos complement with 1 LSB = 4096 = 3.3 V/4096 =
0.8 mV. The ideal input/output transfer characteristic is shown
in Figure 17.
OUTPUT
CODE
011...111
011...110
(VREF/2) –1 LSB
000...001
VIN = 0 TO VREF
AIN(+)
TRACK AND HOLD
AMPLIFIER
000...000
DOUT
AIN(–)
0V
+ FS – 1 LSB
111...111
STRAIGHT
BINARY
FORMAT
(VREF/2) +1 LSB
FS = VREFV
FS
4096
100...010
AD7853/AD7853L
UNIPOLAR ANALOG
INPUT RANGE
SELECTED
1LSB =
100...001
100...000
AMODE
VREF/2
VIN = (AIN(+) – AIN(–)), INPUT VOLTAGE
Figure 14. 0 to VREF Unipolar Input Configuration
Figure 17. Bipolar Transfer Characteristic
Transfer Functions
For the unipolar range the designed code transitions occur
midway between successive integer LSB values (i.e., 1/2 LSB,
3/2 LSBs, 5/2 LSBs . . . FS –3/2 LSBs). The output coding is
straight binary for the unipolar range with 1 LSB = FS/4096 =
3.3 V/4096 = 0.8 mV when VREF = 3.3 V. The ideal input/output
transfer characteristic for the unipolar range is shown in
Figure 16.
–16–
REV. B
AD7853/AD7853L
REFERENCE SECTION
PERFORMANCE CURVES
For specified performance, it is recommended that when using
an external reference this reference should be between 2.3 V
and the analog supply AVDD. The connections for the relevant
reference pins are shown in the typical connection diagrams. If
the internal reference is being used, the REFIN/REFOUT pin
should have a 100 nF capacitor connected to AGND very close
to the REFIN/REFOUT pin. These connections are shown in
Figure 18.
Figure 20 shows a typical FFT plot for the AD7853 at 200 kHz
sample rate and 10 kHz input frequency.
0
–20
–40
SNR – dB
If the internal reference is required for use external to the ADC,
it should be buffered at the REFIN/REFOUT pin and a 100 nF
connected from this pin to AGND. The typical noise performance
for the internal reference, with 5 V supplies is 150 nV/√Hz @
1 kHz and dc noise is 100 µV p-p.
ANALOG SUPPLY
+3V TO +5V
AVDD = DVDD = 3.3V
fSAMPLE = 200kHz
fIN = 10kHz
SNR = 72.04dB
THD = –88.43dB
–60
–80
–100
10mF
0.1mF
0.1mF
–120
AVDD
CREF2
0.01mF
40
60
FREQUENCY – kHz
80
100
Figure 21 shows the SNR versus Frequency for different supplies and different external references.
AD7853/AD7853L
74
AVDD = DVDD WITH 2.5V REFERENCE
REFIN/REFOUT
0.1mF
20
Figure 20. FFT Plot
CREF1
0.1mF
0
DVDD
UNLESS STATED OTHERWISE
73
S(N+D) RATIO – dB
5.0V SUPPLIES, WITH 5V REFERENCE
Figure 18. Relevant Connections When Using Internal
Reference
The other option is that the REFIN/REFOUT pin be overdriven
by connecting it to an external reference. This is possible due to
the series resistance from the REFIN/REFOUT pin to the internal
reference. This external reference can have a range that includes
AVDD. When using AVDD as the reference source, the 100 nF
capacitor from the REFIN/REFOUT pin to AGND should be as
close as possible to the REFIN/REFOUT pin, and also the CREF1
pin should be connected to AVDD to keep this pin at the same
level as the reference. The connections for this arrangement are
shown in Figure 19. When using AVDD it may be necessary to
add a resistor in series with the AVDD supply. This will have the
effect of filtering the noise associated with the AVDD supply.
ANALOG SUPPLY
+3V TO +5V
10mF
5.0V SUPPLIES
5.0V SUPPLIES, L VERSION
71
70
3.3V SUPPLIES
69
0
20
40
60
INPUT FREQUENCY – kHz
80
100
Figure 21. SNR vs. Frequency
Figure 22 shows the Power Supply Rejection Ratio versus Frequency for the part. The Power Supply Rejection Ratio is defined as the ratio of the power in ADC output at frequency f to
the power of a full-scale sine wave.
PSRR (dB) = 10 log (Pf/Pfs)
0.1mF
0.1mF
AVDD
0.1mF
0.01mF
0.1mF
DVDD
CREF1
CREF2
Pf = Power at frequency f in ADC output, Pfs = power of a fullscale sine wave. Here a 100 mV peak-to-peak sine wave is
coupled onto the AVDD supply while the digital supply is left
unaltered. Both the 3.3 V and 5.0 V supply performances are
shown.
AD7853/AD7853L
REFIN/REFOUT
Figure 19. Relevant Connections When Using AVDD as the
Reference
REV. B
72
–17–
AD7853/AD7853L
is powered down and IDD is 400 µA typ. The choice of full or partial power-down does not give any significant improvement in
throughput with a power-down between conversions. This is
discussed in the next section–Power-Up Times. However, a
partial power-down does allow the on-chip reference to be used
externally even though the rest of the AD7853 circuitry is powered down. It also allows the AD7853 to be powered up faster
after a long power-down period when using the on-chip reference (See Power-Up Times–Using On-Chip Reference).
–78
AVDD = DVDD = 3.3V/5.0V,
100mV p-p SINE WAVE ON AVDD
–80
3.3V
PSRR – dB
–82
–84
–86
When using the SLEEP pin, the power management bits PMGT1
and PMGT0 should be set to zero (default status on power-up).
Bringing the SLEEP pin logic high ensures normal operation,
and the part does not power down at any stage. This may be
necessary if the part is being used at high throughput rates when
it is not possible to power down between conversions. If the user
wishes to power down between conversions at lower throughput
rates (i.e. NO WRITING
TO DEVICE
AGND
SM2
DGND
REFIN/REFOUT
0.1mF
REF-192
INTERNAL
REFERENCE
SERIAL MODE
SELECTION BITS
THREE-WIRE
MODE
SELECTED
OPTIONAL EXTERNAL
REFERENCE
Figure 23. Typical Low Power Circuit
–18–
REV. B
AD7853/AD7853L
writes are required. The first initiates the type of calibration
required, the second write powers the part down into partial
power-down mode, while the third write powers the part up
again before the next calibration command is issued.
Table VI. Power Management Options
PMGT1 PMGT0 SLEEP
Bit
Bit
Pin
Comment
0
0
0
Full Power-Down if Not Calibrating or Converting (Default
Condition After Power-On)
0
0
1
Normal Operation
0
1
X
Normal Operation
START CONVERSION ON RISING EDGE
POWER-UP ON FALLING EDGE
5ms
CONVST
tCONVERT
(Independent of the SLEEP Pin)
1
0
X
Full Power-Down
1
1
X
Partial Power-Down if Not
Converting
BUSY
POWER-UP
NORMAL
FULL
TIME
OPERATION POWER-DOWN
Figure 24. Power-Up Timing When Using CONVST Pin
Using the Internal (On-Chip) Reference
POWER-UP TIMES
Using an External Reference
When the AD7853 is powered up, the part is powered up from
one of two conditions. First, when the power supplies are initially powered up and, secondly, when the part is powered up
from either a hardware or software power-down (see last section).
When AVDD and DVDD are powered up, the AD7853 should be
left idle for approximately 32 ms (4 MHz CLK) to allow for the
autocalibration if a 10 nF cap is placed on the CAL pin, (see
Calibration section). During power-up the functionality of the
SLEEP pin is disabled, i.e., the part will not power down until
the end of the calibration if SLEEP is tied logic low. The autocalibration on power-up can be disabled if the CAL pin is tied to
a logic high. If the autocalibration is disabled, then the user must
take into account the time required by the AD7853 to power-up
before a self-calibration is carried out. This power-up time is the
time taken for the AD7853 to power up when power is first
applied (300 µs) typ) or the time it takes the external reference
to settle to the 12-bit level–whichever is the longer.
The AD7853 powers up from a full hardware or software
power-down in 5 µs typ. This limits the throughput which the
part is capable of to 104 kSPS for the AD7853 operating with a
4 MHz CLK and 66 kSPS for the AD7853L with a 1.8 MHz
CLK when powering down between conversions. Figure 24
shows how power-down between conversions is implemented
using the CONVST pin. The user first selects the power-down
between conversions option by using the SLEEP pin and the
power management bits, PMGT1 and PMGT0, in the control
register, (see last section). In this mode the AD7853 automatically enters a full power-down at the end of a conversion, i.e.,
when BUSY goes low. The falling edge of the next CONVST
pulse causes the part to power up. Assuming the external reference is left powered up, the AD7853 should be ready for normal
operation 5 µs after this falling edge. The rising edge of CONVST
initiates a conversion so the CONVST pulse should be at least
5 µs wide. The part automatically powers down on completion
of the conversion.
As in the case of an external reference, the AD7853 can powerup from one of two conditions, power-up after the supplies are
connected or power-up from hardware/software power-down.
When using the on-chip reference and powering up when AVDD
and DVDD are first connected, it is recommended that the powerup calibration mode be disabled as explained above. When using
the on-chip reference, the power-up time is effectively the time
it takes to charge up the external capacitor on the REFIN/REFOUT
pin. This time is given by the equation:
tUP = 9 × R × C
where R ≅ 150 kΩ and C = external capacitor.
The recommended value of the external capacitor is 100 nF;
this gives a power-up time of approximately 135 ms before a
calibration is initiated and normal operation should commence.
When CREF is fully charged, the power-up time from a hardware
or software power-down reduces to 5 µs. This is because an
internal switch opens to provide a high impedance discharge
path for the reference capacitor during power-down—see Figure
23. An added advantage of the low charge leakage from the
reference capacitor during power-down is that even though the
reference is being powered down between conversions, the
reference capacitor holds the reference voltage to within
0.5 LSBs with throughput rates of 100 samples/second and over
with a full power-down between conversions. A high input impedance op amp like the AD707 should be used to buffer this
reference capacitor if it is being used externally. Note, if the
AD7853 is left in its power-down state for more than 100 ms,
the charge on CREF will start to leak away and the power-up
time will increase. If this long power-up time is a problem, the
user can use a partial power-down for the last conversion so the
reference remains powered up.
NOTE: Where the software CONVST is used or automatic
full power-down, the part must be powered up in software with
an extra write setting PMGT1 = 0 and PMGT0 = 1 before a
conversion is initiated in the next write. Automatic partial powerdown after a calibration is not possible; the part must be powered
down manually. If software calibrations are to be used when
operating in the partial power-down mode, then three separate
REV. B
POWER-UP
TIME
–19–
SWITCH OPENS
DURING POWER-DOWN
REFIN/REFOUT
AD7853
ON-CHIP
REFERENCE
EXTERNAL
CAPACITOR
BUF
TO OTHER
CIRCUITRY
Figure 25. On-Chip Reference During Power-Down
AD7853/AD7853L
POWER VS. THROUGHPUT RATE
The main advantage of a full power-down after a conversion is
that it significantly reduces the power consumption of the part
at lower throughput rates. When using this mode of operation,
the AD7853 is only powered up for the duration of the conversion. If the power-up time of the AD7853 is taken to be 5 µs
and it is assumed that the current during power-up is 4 mA typ,
then power consumption as a function of throughput can easily
be calculated. The AD7853 has a conversion time of 4.6 µs
with a 4 MHz external clock. This means the AD7853 consumes 4 mA typ, (or 12 mW typ VDD = 3 V) for 9.6 µs in every
conversion cycle if the device is powered down at the end of a
conversion. If the throughput rate is 1 kSPS, the cycle time is
1000 µs and the average power dissipated during each cycle is
(9.6/1000) × (12 mW) = 115 µW. The graph, Figure 24, shows
the power consumption of the AD7853 as a function of throughput. Table VII lists the power consumption for various throughput rates.
There are two main calibration modes on the AD7853/AD7853L,
self-calibration and system calibration. There are various options in both self-calibration and system calibration as outlined
previously in Table III. All the calibration functions can be
initiated by pulsing the CAL pin or by writing to the control
register and setting the STCAL bit to 1. The timing diagrams
that follow involve using the CAL pin.
The duration of each of the different types of calibrations is
given in Table VIII for the AD7853 with a 4 MHz master clock.
These calibration times are master clock dependent. Therefore
the calibration times for the AD7853L (CLKIN = 1.8 MHz)
will be larger than those quoted in Table VIII.
Table VIII. Calibration Times (AD7853 with 4 MHz CLKIN)
Type of Self- or System Calibration
Full
Gain + Offset
Offset
Gain
Table VII. Power Consumption vs. Throughput
Throughput Rate
Power
1 kSPS
10 kSPS
115 µW
1.15 mW
POWER – mW
AD7853 (4MHz CLK)
1
AD7853L (1.8MHz CLK)
0.1
0.01
5
10
15
25
35
20
30
THROUGHPUT – kSPS
40
31.25 ms
6.94 ms
3.47 ms
3.47 ms
Automatic Calibration on Power-On
10
0
Time
45
50
Figure 26. Power vs. Throughput Rate
CALIBRATION SECTION
Calibration Overview
The automatic calibration that is performed on power-up ensures that the calibration options covered in this section will not
be required in a significant amount of applications. The user
will not have to initiate a calibration unless the operating conditions change (CLKIN frequency, analog input mode, reference
voltage, temperature, and supply voltages). The AD7853/
AD7853L have a number of calibration features that may be
required in some applications and there are a number of advantages in performing these different types of calibration. First, the
internal errors in the ADC can be reduced significantly to give
superior dc performance; and second, system offset and gain
errors can be removed. This allows the user to remove reference
errors (whether it be internal or external reference) and to make
use of the full dynamic range of the AD7853/AD7853L by adjusting the analog input range of the part for a specific system.
The CAL pin has a 0.15 µA pull-up current source connected to
it internally to allow for an automatic full self-calibration on
power-on. A full self-calibration will be initiated on power-on if
a capacitor is connected from the CAL pin to DGND. The
internal current source connected to the CAL pin charges up
the external capacitor and the time required to charge the external capacitor will depend on the size of the capacitor itself. This
time should be large enough to ensure that the internal reference is settled before the calibration is performed. A 33 nF
capacitor is sufficient to ensure that the internal reference has
settled (see Power-Up Times) before a calibration is initiated
taking into account trigger level and current source variations on
the CAL pin. However, if an external reference is being used,
this reference must have stabilized before the automatic calibration is initiated (a larger capacitor on the CAL pin should be
used if the external reference has not settled when the autocalibration is initiated). Once the capacitor on the CAL pin has
charged, the calibration will be performed which will take 32 ms
(4 MHz CLKIN). Therefore the autocalibration should be
complete before operating the part. After calibration, the part is
accurate to the 12-bit level and the specifications quoted on the
data sheet apply. There will be no need to perform another
calibration unless the operating conditions change or unless a
system calibration is required.
Self-Calibration Description
There are a four different calibration options within the selfcalibration mode. There is a full self-calibration where the DAC,
internal offset, and internal gain errors are calibrated out. Then,
there is the (Gain + Offset) self-calibration which calibrates out
the internal gain error and then the internal offset errors. The
internal DAC is not calibrated here. Finally, there are the selfoffset and self-gain calibrations which calibrate out the internal
offset errors and the internal gain errors respectively.
The internal capacitor DAC is calibrated by trimming each of
the capacitors in the DAC. It is the ratio of these capacitors to
each other that is critical, and so the calibration algorithm ensures that this ratio is at a specific value by the end of the calibration routine. For the offset and gain there are two separate
–20–
REV. B
AD7853/AD7853L
capacitors, one of which is trimmed when an offset or gain calibration is performed. Again it is the ratio of these capacitors to
the capacitors in the DAC that is critical and the calibration
algorithm ensures that this ratio is at a specified value for both
the offset and gain calibrations.
errors are outside the ranges mentioned, the system calibration
algorithm will reduce the errors as much as the trim range allows.
Figures 33 through 35 illustrate why a specific type of system
calibration might be used. Figure 33 shows a system offset calibration (assuming a positive offset) where the analog input
range has been shifted upwards by the system offset after the
system offset calibration is completed. A negative offset may
also be accounted for by a system offset calibration.
In Bipolar Mode the midscale error is adjusted for an offset
calibration and the positive full-scale error is adjusted for the
gain calibration; in Unipolar Mode the zero-scale error is adjusted for an offset calibration and the positive full-scale error is
adjusted for a gain calibration.
MAX SYSTEM FULL SCALE
IS 62.5% FROM VREF
Self-Calibration Timing
The diagram of Figure 27 shows the timing for a full selfcalibration. Here the BUSY line stays high for the full length of
the self-calibration. A self-calibration is initiated by bringing the
CAL pin low (which initiates an internal reset) and then high
again or by writing to the control register and setting the STCAL
bit to 1 (note that if the part is in a power-down mode, the CAL
pulsewidth must take account of the power-up time). The BUSY line
is triggered high from the rising edge of CAL (or the end of the
write to the control register if calibration is initiated in software), and BUSY will go low when the full self-calibration is
complete after a time tCAL as shown in Figure 27.
t1 = 100ns MIN,
t15 = 2.5 tCLKIN MAX,
tCAL = 125013 tCLKIN
t1
VREF + SYS OFFSET
VREF – 1LSB
VREF – 1LSB
ANALOG
INPUT
RANGE
SYSTEM OFFSET
ANALOG
INPUT
RANGE
CALIBRATION
SYS OFFSET
AGND
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS 65% OF VREF
MAX SYSTEM OFFSET
IS 65% OF VREF
Figure 28. System Offset Calibration
Figure 29 shows a system gain calibration (assuming a system
full scale greater than the reference voltage) where the analog
input range has been increased after the system gain calibration
is completed. A system full-scale voltage less than the reference
voltage may also be accounted for a by a system gain calibration.
(I/P)
MAX SYSTEM FULL SCALE
IS 62.5% FROM VREF
t15
SYS FULL S.
BUSY (O/P)
tCAL
For the self-(gain + offset), self-offset and self-gain calibrations,
the BUSY line will be triggered high by the rising edge of the
CAL signal (or the end of the write to the control register if
calibration is initiated in software) and will stay high for the full
duration of the self-calibration. The length of time that the
BUSY is high for will depend on the type of self-calibration that
is initiated. Typical figures are given in Table IX. The timing
diagrams for the other self-calibration options will be similar to
that outlined in Figure 27.
SYS FULL S.
VREF – 1LSB
VREF – 1LSB
ANALOG
INPUT
RANGE
Figure 27. Timing Diagram for Full Self-Calibration
SYSTEM GAIN
ANALOG
INPUT
RANGE
CALIBRATION
AGND
AGND
Figure 29. System Gain Calibration
Finally in Figure 30 both the system offset and gain are accounted for by the system offset followed by a system gain calibration. First the analog input range is shifted upwards by the
positive system offset and then the analog input range is adjusted at the top end to account for the system full scale.
System Calibration Description
MAX SYSTEM FULL SCALE
IS 62.5% FROM VREF
System calibration allows the user to take out system errors
external to the AD7853/AD7853L as well as calibrate the errors
of the AD7853/AD7853L itself. The maximum calibration
range for the system offset errors is ± 5% of VREF and for the
system gain errors is ± 2.5% of VREF. This means that the maximum allowable system offset voltage applied between the
AIN(+) and AIN(–) pins for the calibration to adjust out this
error is ± 0.05 × VREF (i.e., the AIN(+) can be 0.05 × VREF above
AIN(–) or 0.05 × VREF below AIN(–)). For the system gain error
the maximum allowable system full-scale voltage, in unipolar
mode, that can be applied between AIN(+) and AIN(–) for the
calibration to adjust out this error is VREF ± 0.025 × VREF (i.e.,
the AIN(+) can be VREF + 0.025 × VREF above AIN(–) or VREF –
0.025 × VREF above AIN(–)). If the system offset or system gain
REV. B
MAX SYSTEM FULL SCALE
IS 62.5% FROM VREF
SYS F. S.
VREF – 1LSB
SYS OFFSET
AGND
MAX SYSTEM FULL SCALE
IS 62.5% FROM VREF
VREF + SYS OFFSET
SYS F.S.
SYSTEM OFFSET VREF – 1LSB
CALIBRATION
FOLLOWED BY
ANALOG
INPUT
RANGE
SYSTEM GAIN
CALIBRATION
SYS OFFSET
AGND
MAX SYSTEM OFFSET
IS 65% OF VREF
ANALOG
INPUT
RANGE
MAX SYSTEM OFFSET
IS 65% OF VREF
Figure 30. System (Gain + Offset) Calibration
–21–
AD7853/AD7853L
System Gain and Offset Interaction
The inherent architecture of the AD7853/AD7853L leads to an
interaction between the system offset and gain errors when a
system calibration is performed. Therefore it is recommended to
perform the cycle of a system offset calibration followed by a
system gain calibration twice. Separate system offset and system
gain calibrations reduce the offset and gain errors to at least the
12-bit level. By performing a system offset calibration first and a
system gain calibration second, priority is given to reducing the
gain error to zero before reducing the offset error to zero. If the
system errors are small, a system offset calibration would be
performed, followed by a system gain calibration. If the systems
errors are large (close to the specified limits of the calibration
range), this cycle would be repeated twice to ensure that the
offset and gain errors were reduced to at least the 12-bit level.
The advantage of doing separate system offset and system gain
calibrations is that the user has more control over when the
analog inputs need to be at the required levels, and the CONVST
signal does not have to be used.
Alternatively, a system (gain + offset) calibration can be performed. It is recommended to perform three system (gain +
offset) calibrations to reduce the offset and gain errors to the
12-bit level. For the system (gain + offset) calibration priority is
given to reducing the offset error to zero before reducing the
gain error to zero. Thus if the system errors are small then two
system (gain + offset) calibrations will be sufficient. If the system errors are large (close to the specified limits of the calibration range), three system (gain + offset) calibrations may be
required to reduced the offset and gain errors to at least the
12-bit level. There will never be any need to perform more than
three system (offset + gain) calibrations.
complete. Next the system offset voltage is applied to the AIN
pin for a minimum setup time (tSETUP) of 100 ns before the
rising edge of the CONVST and remain until the BUSY signal
goes low. The rising edge of the CONVST starts the system
offset calibration section of the full system calibration and also
causes the BUSY signal to go high. The BUSY signal will go
low after a time tCAL2 when the calibration sequence is complete.
The timing for a system (gain + offset) calibration is very similar
to that of Figure 31, the only difference being that the time
tCAL1 will be replaced by a shorter time of the order of tCAL2 as
the internal DAC will not be calibrated. The BUSY signal will
signify when the gain calibration is finished and when the part is
ready for the offset calibration.
t1 = 100ns MIN, t14 = 50/90ns MIN 5V/3V,
t15 = 2.5 tCLKIN MAX, tCAL1 = 111114 tCLKIN MAX,
tCAL2 = 13899 tCLKIN
t1
(I/P)
t15
BUSY (O/P)
tCAL1
tCAL2
t16
(I/P)
tSETUP
AIN (I/P)
VSYSTEM FULL SCALE
VOFFSET
Figure 31. Timing Diagram for Full System Calibration
In Bipolar Mode the midscale error is adjusted for an offset
calibration and the positive full-scale error is adjusted for the
gain calibration; in Unipolar Mode the zero-scale error is adjusted for an offset calibration and the positive full-scale error is
adjusted for a gain calibration.
System Calibration Timing
The calibration timing diagram in Figure 31 is for a full system
calibration where the falling edge of CAL initiates an internal
reset before starting a calibration (note that if the part is in powerdown mode the CAL pulsewidth must take account of the power-up
time). If a full system calibration is to be performed in software,
it is easier to perform separate gain and offset calibrations so
that the CONVST bit in the control register does not have to be
programmed in the middle of the system calibration sequence.
The rising edge of CAL starts calibration of the internal DAC
and causes the BUSY line to go high. If the control register is
set for a full system calibration, the CONVST must be used
also. The full-scale system voltage should be applied to the
analog input pins from the start of calibration. The BUSY line
will go low once the DAC and system gain calibration are
The timing diagram for a system offset or system gain calibration is shown in Figure 32. Here again the CAL is pulsed and
the rising edge of the CAL initiates the calibration sequence (or
the calibration can be initiated in software by writing to the
control register). The rising edge of the CAL causes the BUSY
line to go high and it will stay high until the calibration sequence is
finished. The analog input should be set at the correct level for a
minimum setup time (tSETUP) of 100 ns before the rising edge of
CAL and stay at the correct level until the BUSY signal goes
low.
t1
(I/P)
t15
BUSY (O/P)
tSETUP
AIN (I/P)
tCAL2
VSYSTEM FULL SCALE OR VSYSTEM OFFSET
Figure 32. Timing Diagram for System Gain or System
Offset Calibration
–22–
REV. B
AD7853/AD7853L
SCLK and SYNC signals (SYNC may be hardwired low) are
required for Interfaces Modes 1, 2, and 3. In Interface Modes 4
and 5, the AD7853/AD7853L generates the SCLK and SYNC.
SERIAL INTERFACE SUMMARY
Table IX details the five interface modes and the serial clock
edges from which the data is clocked out by the AD7853/
AD7853L (DOUT Edge) and that the data is latched in on
(DIN Edge). The logic level of the POLARITY pin is shown
and it is clear that this reverses the edges.
Some of the more popular µProcessors, µControllers, and the
DSP machines that the AD7853/AD7853L will interface to
directly are mentioned here. This does not cover all µCs, µPs
and DSPs. The interface mode of the AD7853/AD7853L that is
mentioned here for a specific µC, µP, or DSP is only a guide
and in most cases another interface mode may work just as well.
In Interface Modes 4 and 5 the SYNC always clocks out the
first data bit and SCLK will clock out the subsequent bits.
In Interface Modes 1, 2, and 3 the SYNC is gated with the
SCLK and the POLARITY pin. Thus the SYNC may clock out
the MSB of data. Subsequent bits will be clocked out by the
serial clock, SCLK. The conditions for the SYNC clocking out
the MSB of data is as follows:
A more detailed timing description on each of the interface
modes follows.
Table X. Interface Mode Description
With the POLARITY pin high the falling edge of SYNC will clock
out the MSB if the serial clock is low when the SYNC goes low.
SM1
Pin
SM2
Pin
Processor/
Controller
Interface
Mode
With the POLARITY pin low the falling edge of SYNC will clock
out the MSB if the serial clock is high when the SYNC goes low.
0
0
8XC51
8XL51
PIC17C42
1 (2-Wire)
(DIN is an Input/
Output pin)
0
0
68HC11
68L11
2 (3-Wire, SPI/QSPI)
(Default Mode)
0
1
68HC16
PIC16C64
ADSP-21xx
DSP56000
DSP56001
DSP56002
DSP56L002
TMS320C30
3 (QSPI)
(External Serial
Clock, SCLK, and
External Frame Sync,
SYNC, are required)
1
0
68HC16
4 (DSP is Slave)
(AD7853/AD7853L
generates a
noncontinuous
[16 clocks] Serial
Clock, SCLK, and the
Frame Sync, SYNC)
1
1
ADSP-21xx
DSP56000
DSP56001
DSP56002
DSP56L002
TMS320C20
TMS320C25
TMS320C30
TMS320C5x
TMS320LC5x
5 (DSP is Slave)
(AD7853/AD7853L
generates a
continuous Serial
Clock, SCLK, and the
Frame Sync, SYNC)
Table IX. SCLK Active Edge for Different Interface Modes
Interface
Mode
POLARITY
Pin
DOUT
Edge
DIN
Edge
1, 2, 3
0
1
SCLK↑
SCLK↓
SCLK↓
SCLK↑
4, 5
0
1
SCLK↓
SCLK↑
SCLK↑
SCLK↓
Resetting the Serial Interface
When writing to the part via the DIN line there is the possibility
of writing data into the incorrect registers, such as the test register for instance, or writing the incorrect data and corrupting the
serial interface. The SYNC pin acts as a reset. Bringing the
SYNC pin high resets the internal shift register. The first data
bit after the next SYNC falling edge will now be the first bit of a
new 16-bit transfer. It is also possible that the test register contents were altered when the interface was lost. Therefore, once
the serial interface is reset, it may be necessary to write the 16bit word 0100 0000 0000 0010 to restore the test register to its
default value. Now the part and serial interface are completely
reset. It is always useful to retain the ability to program the
SYNC line from a port of the µController/DSP to have the
ability to reset the serial interface.
Table X summarizes the interface modes provided by the
AD7853/AD7853L. It also outlines the various µP/µC to which
the particular interface is suited.
The interface mode is determined by the serial mode selection
pins SM1 and SM2. Interface Mode 2 is the default mode. Note
that Interface Mode 1 and 2 have the same combination of SM1
and SM2. Interface Mode 1 may only be set by programming
the control register (see section on control register). External
REV. B
–23–
AD7853/AD7853L
can be used provided that the SYNC is low for only 16 clock
pulses in each of the read and write cycles. The POLARITY pin
may be used to change the SCLK edge which the data is sampled
on and clocked out on.
DETAILED TIMING SECTION
Mode 1 (2-Wire 8051 Interface)
The read and writing takes place on the DIN line and the conversion is initiated by pulsing the CONVST pin (note that in
every write cycle the 2/3 Mode bit must be set to 1). The conversion may be started by setting the CONVST bit in the control register to 1 instead of using the CONVST line.
In Figure 34 the SYNC line is tied low permanently and this
results in a different timing arrangement. With SYNC tied low
permanently the DIN pin will never be three-stated. The 16th
rising edge of SCLK configures the DIN pin as an input or an
output as shown in the diagram. Here no more than 16 SCLK
pulses must occur for each of the read and write operations.
Below in Figure 33 and in Figure 34 are the timing diagrams for
Interface Mode 1 in Table X where we are in the 2-wire interface mode. Here the DIN pin is used for both input and output
as shown. The SYNC input is level triggered active low and can
be pulsed (Figure 33) or can be constantly low (Figure 34).
If reading from and writing to the calibration registers in this
interface mode, all the selected calibration registers must be
read from or written to. The read and write operations cannot
be aborted. When reading from the calibration registers, the
DIN pin will remain as an output for the full duration of all the
calibration register read operations. When writing to the calibration registers, the DIN pin will remain as an input for the full
duration of all the calibration register write operations.
In Figure 33 the part samples the input data on the rising edge
of SCLK. After the 16th rising edge of SCLK the DIN is configured as an output. When the SYNC is taken high the DIN is
three-stated. Taking SYNC low disables the three-state on the
DIN pin and the first SCLK falling edge clocks out the first data
bit. Once the 16 clocks have been provided the DIN pin will
automatically revert back to an input after a time t14. Note that a
continuous SCLK shown by the dotted waveform in Figure 33
POLARITY PIN
LOGIC HIGH
t3 = –0.4 tSCLK MIN (NONCONTINUOUS SCLK) –/+0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t6 = 75/115 MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V)
SYNC (I/P)
t11
t3
SCLK (I/P)
1
t7
DB15
t11
1
16
t14
t5A
t12
t8
DIN (I/O)
t3
16
t6
DB0
t6
DB0
DB15
THREE-STATE
DATA READ
DATA WRITE
DIN BECOMES AN OUTPUT
DIN BECOMES AN INPUT
Figure 33. Timing Diagram for Read/Write Operation with DIN as an Input/Output (i.e., Interface Mode 1, SM1 = SM2 = 0)
t6 = 75/115 MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V),
t13 = 90/130 MAX (5V/3V), t14 = 50/90ns MAX (5V/3V)
POLARITY PIN
LOGIC HIGH
SCLK (I/P)
1
16
1
6
16
t14
t7
t8
DIN (I/O)
t13
DB15
DB0
t6
t6
DB0
DB15
DATA READ
DATA WRITE
DIN BECOMES AN INPUT
Figure 34. Timing Diagram for Read/Write Operation with DIN as an Input/Output and SYNC Input Tied Low
(i.e., Interface Mode 1, SM1 = SM2 = 0)
–24–
REV. B
AD7853/AD7853L
Mode 2 (3-Wire SPI/QSPI Interface Mode)
This is the DEFAULT INTERFACE MODE.
high after the 16th SCLK rising edge as shown by the dotted
SYNC line in Figure 36. Thus a frame sync that gives a high
pulse, of one SCLK cycle minimum duration, at the beginning
of the read/write operation may be used. The rising edge of
SYNC enables the three-state on the DOUT pin. The falling
edge of SYNC disables the three-state on the DOUT pin, and
data is clocked out on the falling edge of SCLK. Once SYNC
goes high, the three-state on the DOUT pin is enabled. The
data input is sampled on the rising edge of SCLK and thus has
to be valid a time, t7, before this rising edge. The POLARITY
pin may be used to change the SCLK edge which the data is
sampled on and clocked out on. If resetting the interface is
required, the SYNC must be taken high and then low.
In Figure 35 below we have the timing diagram for Interface
Mode 2 which is the SPI/QSPI interface mode. Here the SYNC
input is active low and may be pulsed or tied permanently low.
If SYNC is permanently low 16 clock pulses must be applied to
the SCLK pin for the part to operate correctly, and with a
pulsed SYNC input a continuous SCLK may be applied provided
SYNC is low for only 16 SCLK cycles. In Figure 30 the SYNC
going low disables the three-state on the DOUT pin. The first
falling edge of the SCLK after the SYNC going low clocks out
the first leading zero on the DOUT pin. The DOUT pin is
three-stated again a time t12 after the SYNC goes high. With the
DIN pin the data input has to be set up a time, t7, before the
SCLK rising edge as the part samples the input data on the
SCLK rising edge in this case. The POLARITY pin may be
used to change the SCLK edge which the data is sampled on
and clocked out on. If resetting the interface is required, the
SYNC must be taken high and then low.
Modes 4 and 5 (Self-Clocking Modes)
The timing diagrams in Figure 38 and Figure 39 are for Interface Modes 4 and 5. Interface Mode 4 has a noncontinuous
SCLK output and Interface Mode 5 has a continuous SCLK
output. These modes of operation are especially different to all
the other modes since the SCLK and SYNC are outputs. The
SYNC is generated by the part as is the SCLK. The master
clock at the CLKIN pin is routed directly to the SCLK pin for
Interface Mode 5 (Continuous SCLK) and the CLKIN signal is
gated with the SYNC to give the SCLK (noncontinuous) for
Interface Mode 4.
Mode 3 (QSPI Interface Mode)
Figure 36 shows the timing diagram for Interface Mode 3. In
this mode the DSP is the master and the part is the slave. Here
the SYNC input is edge triggered from high to low, and the 16
clock pulses are counted from this edge. Since the clock pulses
are counted internally then the SYNC signal does not have to go
t3 = –0.4 tCLKIN MIN (NONCONTINUOUS SCLK) –/+0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t6 = 75/115 MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V),
t11 = 20/30 MIN (NONCONTINUOUS SCLK) (5V/3V), (30/50)/0.4 tSCLK = ns MIN/MAX (CONTINUOUS SCLK) (5V/3V)
POLARITY PIN
LOGIC HIGH
SYNC (I/P)
t3
t11
t9
1
SCLK (I/P)
2
3
t5
4
6
16
t12
t10
t6
t6
DOUT (O/P)
5
THREESTATE
DB15
t7
DB13
DB12
DB11
t8
DB15
DIN (I/P)
DB14
DB10
DB0
THREESTATE
t8
DB14
DB13
DB12
DB11
DB10
DB0
Figure 35. SPI/QSPI Mode 2 Timing Diagram for Read/Write Operation with DIN Input, DOUT Output and SYNC Input
(SM1 = SM2 = 0)
t3 = –0.4 tCLKIN MIN (NONCONTINUOUS SCLK) –/+0.4 tSCLK MIN/MAX (CONTINUOUS SCLK),
t6 = 75/115 MAX (5V/3V), t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V),
t11 = 20/30 MIN (5V/3V)
POLAR PIN
LOGIC HIGHITY
SYNC (I/P)
t3
t11
t9
1
SCLK (I/P)
2
3
4
16
t12
t6
t6
THREESTATE
DB15
t7
DIN (I/P)
6
t10
t5
DOUT (O/P)
5
DB15
DB14
DB13
DB12
DB11
t8
DB14
DB10
DB0
THREESTATE
t8
DB13
DB12
DB11
DB10
DB0
Figure 36. QSPI Mode 3 Timing Diagram for Read/Write Operation with SYNC Input Edge Triggered (SM1 = 0, SM2 = 1)
REV. B
–25–
AD7853/AD7853L
data on the DIN pin is also clocked in to the AD7853/AD7853L
by the same SCLK for the next conversion. The read/write
operations must be complete after sixteen clock cycles (which
takes 4.6 µs approximately from the rising edge of CONVST assuming a 4 MHz CLKIN). At this time the conversion will be complete, the SYNC will go high, and the BUSY will go low. The
next falling edge of the CONVST must occur at least 400 ns
after the falling edge of BUSY to allow the track/hold amplifier
adequate acquisition time as shown in Figure 38. This gives a
throughput time of 5 µs. The maximum throughput rate in this
case is 200 kHz (AD7853) and 100 kHz (AD7853L).
The most important point about these two modes of operation
mode is that the result of the current conversion is clocked
out during the same conversion and a write to the part during this conversion is for the next conversion. The arrangement
is shown in Figure 37. Figure 38 and Figure 39 show more
detailed timing for the arrangement of Figure 37.
THE CONVERSION RESULT DUE TO
WRITE N+1 IS READ HERE
WRITE N+1
WRITE N+2
WRITE N+3
READ N
READ N+1
READ N+2
CONVERSION N
CONVERSION N+1
5ms
In these interface modes the part is now the master and the DSP
is the slave. Figure 39 is an expansion of Figure 38. The
AD7853/AD7853L will ensure SYNC goes low after the rising
edge C of the continuous SCLK (Interface Mode 5) in Figure
39. Only in the case of a noncontinuous SCLK (Interface Mode
4) will the time t4 apply. The first data bit is clocked out from
the falling edge of SYNC. The SCLK rising edge clocks out all
subsequent bits on the DOUT pin. The input data present on
the DIN pin is clocked in on the rising edge of the SCLK. The
POLARITY pin may be used to change the SCLK edge which
the data is sampled on and clocked out on. The SYNC will go
high after the 16th SCLK rising edge and before the falling edge
D of the continuous SCLK in Figure 39. This ensures the part
will not clock in an extra bit from the DIN pin or clock out an
extra bit on the DOUT pin.
CONVERSION N+2
5ms
5ms
Figure 37.
OUTPUT SERIAL SHIFT
REGISTER IS RESET
CONVST
(I/P)
t1
BUSY
(O/P)
SYNC
(O/P)
If the user has control of the CONVST pin but does not want to
exercise it for every conversion, the control register may be used
to start a conversion. Setting the CONVST bit in the control
register to 1 starts a conversion. If the user does not have control of the CONVST pin, a conversion should not be initiated
by writing to the control register. The reason for this is that the
user may get “locked out” and not be able to perform any further write/read operations. When a conversion is started by
writing to the control register, the SYNC goes low and read/
write operations take place while the conversion is in progress.
However, once the conversion is complete, there is no way of
writing to the part unless the CONVST pin is exercised. The
CONVST signal triggers the SYNC signal low which allows
read/write operations to take place. SYNC must be low to perform read/write operations. The SYNC is triggered low by the
CONVST signal rising edge or setting the CONVST bit in the
control register to 1. Therefore if there is not full control of the
CONVST pin the user may end up getting “locked out.”
SCLK
(O/P)
tCONVERT = 4.6ms
CONVERSION IS INITIATED
AND TRACK/HOLD GOES
INTO HOLD
400ns MIN
SERIAL READ
AND WRITE
OPERATIONS
t1 = 100ns MIN
READ OPERATION
SHOULD END 500ns
PRIOR TO NEXT RISING
EDGE OF CONVST
CONVERSION ENDS
4.6ms LATER
Figure 38. Mode 4, 5 Timing Diagram (SM1 = 1, SM2 = 1
and 0)
In Figure 38 the first point to note is that the BUSY, SYNC,
and SCLK are all outputs from the AD7853/AD7853L with the
CONVST being the only input signal. Conversion is initiated
with the CONVST signal going low. This CONVST falling
edge also triggers the BUSY to go high. The CONVST signal
rising edge triggers the SYNC to go low after a short delay
(0.5 tCLKIN to 1.5 tCLKIN typically) after which the SCLK will
clock out the data on the DOUT pin during conversion. The
t4 = 0.6tSCLK (NONCONTINUOUS SCLK), t6 = 75/115 MAX (5V/3V),
t7 = 40/60ns MIN (5V/3V), t8 = 20/30 MIN (5V/3V), t11A = 50ns MAX
POLARITY PIN
LOGIC HIGH
SYNC (O/P)
C
t4
t9
SCLK (O/P)
1
t11A
2
3
DOUT (O/P)
DB15
t7
DIN (I/P)
DB15
5
6
16
t10
t5
THREESTATE
4
t12
t6
DB14
DB13
DB12
DB11
DB10
t8
DB14
D
DB0
THREESTATE
t8
DB13
DB12
DB11
DB10
DB0
Figure 39. Timing Diagram for Read/Write with SYNC Output and SCLK Output (Continuous and Noncontinuous)
(i.e., Operating Mode Numbers 4 and 5, SM1 = 1, SM2 = 1 and 0)
–26–
REV. B
AD7853/AD7853L
CONFIGURING THE AD7853/AD7853L
AD7853/AD7853L as a Read-Only ADC
The AD7853/AD7853L contains fourteen on-chip registers
which can be accessed via the serial interface. In the majority of
applications it will not be necessary to access all of these registers. Figure 38 outlines a flowchart of the sequence which is
used to configure the AD7853/AD7853L as a Read-Only ADC.
In this case there is no writing to the on-chip registers and only
the conversion result data is read from the part. Interface Mode
1 cannot be used in this case as it is necessary to write to the
control register to set Interface Mode 1. Here the CLKIN signal
is applied directly after power-on, the CLKIN signal must be
present to allow the part to perform a calibration. This automatic calibration will be completed approximately 32 ms after
the AD7853 has powered up (4 MHz CLK).
START
DIN CONNECTED TO DGND
POWER-ON, APPLY CLKIN SIGNAL,
WAIT FOR AUTOMATIC CALIBRATION
SERIAL
INTERFACE
MODE
?
4, 5
2, 3
PULSE CONVST PIN
READ
DATA
DURING
CONVERSION
?
PULSE CONVST PIN
YES
NO
SYNC AUTOMATICALLY GOES LOW
AFTER CONVST RISING EDGE
WAIT APPROXIMATLY 200ns
AFTER CONVST RISING EDGE
WAIT FOR BUSY SIGNAL
TO GO LOW
SCLK AUTOMATICALLY ACTIVE, READ
CONVERSION RESULT ON DOUT PIN
APPLY SYNC (IF REQUIRED), SCLK AND READ
CONVERSION RESULT ON DOUT PIN
Figure 40. Flowchart for Setting Up and Reading from the AD7853/AD7853L
REV. B
–27–
AD7853/AD7853L
Writing to the AD7853/AD7853L
For accessing the on-chip registers it is necessary to write to the
part. To enable Serial Interface Mode 1, the user must also
write to the part. Figure 41 through 43 outline flowcharts of
how to configure the AD7853/AD7853L for each of the different serial interface modes. The continuous loops on all diagrams
indicate the sequence for more than one conversion. The options
of using a hardware (pulsing the CONVST pin) or software
(setting the CONVST bit to 1) conversion start, and reading/
writing during or after conversion are shown in Figures 41 and
42. If the CONVST pin is never used then it should be tied to
DVDD permanently. Where reference is made to the BUSY bit
equal to a Logic 0, to indicate the end of conversion, the user in
this case would poll the BUSY bit in the status register.
Interface Modes 2 and 3 Configuration
Figure 41 shows the flowchart for configuring the part in Interface Modes 2 and 3. For these interface modes, the read and
write operations take place simultaneously via the serial port.
Writing all 0s ensures that no valid data is written to any of the
registers. When using the software conversion start and transferring data during conversion, Note must be obeyed.
START
POWER-ON, APPLY CLKIN SIGNAL,
WAIT FOR AUTOMATIC CALIBRATION
SERIAL
INTERFACE
MODE
?
NOTE:
WHEN USING THE SOFTWARE CONVERSION START AND TRANSFERRING
DATA DURING CONVERSION THE USER MUST ENSURE THE CONTROL
REGISTER WRITE OPERATION EXTENDS BEYOND THE FALLING EDGE OF
BUSY. THE FALLING EDGE OF BUSY RESETS THE CONVST BIT TO 0 AND
ONLY AFTER THIS TIME CAN IT BE REPROGRAMMED TO 1 TO START THE
NEXT CONVERSION.
2, 3
INITIATE
CONVERSION
IN
SOFTWARE
?
YES
NO
TRANSFER
DATA DURING
CONVERSION
PULSE CONVST PIN
YES
WAIT APPROXIMATLY 200ns
AFTER CONVST RISING EDGE
TRANSFER
DATA
DURING
CONVERSION
?
NO
YES
APPLY SYNC (IF REQUIRED), SCLK, WRITE TO CONTROL
REGISTER SETTING CONVST BIT TO 1, READ PREVIOUS
CONVERSION RESULT ON DOUT PIN (SEE NOTE)
APPLY SYNC (IF REQUIRED), SCLK, WRITE TO CONTROL
REGISTER SETTING CONVST BIT TO 1, READ CURRENT
CONVERSION RESULT ON DOUT PIN
NO
WAIT FOR BUSY SIGNAL TO GO
LOW OR WAIT FOR BUSY BIT = 0
WAIT FOR BUSY SIGNAL TO GO LOW
OR WAIT FOR BUSY BIT = 0
APPLY SYNC (IF REQUIRED),
SCLK, READ PREVIOUS CONVERSION
RESULT ON DOUT PIN,
AND WRITE ALL 0s ON DIN PIN
APPLY SYNC (IF REQUIRED), SCLK, READ
CURRENT CONVERSION RESULT ON DOUT PIN,
AND WRITE ALL 0s ON DIN PIN
Figure 41. Flowchart for Setting Up, Reading and Writing in Interface Modes 2 and 3
–28–
REV. B
AD7853/AD7853L
Interface Mode 1 Configuration
Interface Modes 4 and 5 Configuration
Figure 42 shows the flowchart for configuring the part in
Interface Mode 1. This mode of operation can only enabled by
writing to the control register and setting the 2/3 MODE bit.
Reading and writing cannot take place simultaneously in this
mode as the DIN pin is used for both reading and writing.
Figure 43 shows the flowchart for configuring the AD7853/
AD7853L in Interface Modes 4 and 5, the self-clocking modes.
In this case it is not recommended to use the software conversion start option. The read and write operations always occur
simultaneously and during conversion.
START
START
POWER-ON, APPLY CLKIN SIGNAL,
WAIT 150ms FOR AUTOMATIC CALIBRATION
POWER-ON, APPLY CLKIN SIGNAL,
WAIT 150ms FOR AUTOMATIC CALIBRATION
SERIAL
INTERFACE
MODE
?
SERIAL
INTERFACE
MODE
?
4, 5
1
PULSE
YES
INITIATE
CONVERSION
IN
SOFTWARE
?
PIN
AUTOMATICALLY GOES
RISING EDGE
LOW AFTER
NO
APPLY
(IF REQUIRED),
SCLK, WRITE TO CONTROL REGISTER
SETTING THE TWO-WIRE MODE
AND CONVST BIT TO 1
PIN
PULSE
YES
WAIT APPROXIMATLY 200ns
AFTER
RISING EDGE
OR AFTER END OF CONTROL
REGISTER WRITE
SCLK AUTOMATICALLY ACTIVE, READ CURRENT
CONVERSION RESULT ON DOUT PIN, WRITE
TO CONTROL REGISTER ON DIN PIN
APPLY
(IF REQUIRED),
SCLK, WRITE TO CONTROL REGISTER
SETTING THE TWO-WIRE MODE
Figure 43. Flowchart for Setting Up, Reading and Writing
in Interface Modes 4 and 5
READ
DATA
DURING
CONVERSION
?
NO
WAIT FOR BUSY SIGNAL TO GO
LOW OR WAIT FOR BUSY BIT = 0
APPLY
(IF REQUIRED),
SCLK, READ PREVIOUS CONVERSION
RESULT ON DIN PIN
APPLY
(IF REQUIRED), SCLK, READ
CURRENT CONVERSION RESULT ON DIN PIN
Figure 42. Flowchart for Setting Up, Reading and Writing
in Interface Mode 1
REV. B
–29–
AD7853/AD7853L
MICROPROCESSOR INTERFACING
In many applications, the user may not require the facility of
writing to the on-chip registers. The user may just want to
hardwire the relevant pins to the appropriate levels and read the
conversion result. In this case the DIN pin can be tied low so
that the on-chip registers are never used. Now the part will
operate as a nonprogrammable analog to digital converter where
the CONVST is applied, a conversion is performed and the
result may be read using the SCLK to clock out the data from
the output register on to the DOUT pin. Note that the DIN pin
cannot be tied low when using the two-wire interface mode of
operation.
writing to the control register via the DIN line setting a conversion start and the 2-wire interface mode (this would be performed in two 8-bit writes), wait for the conversion to be
finished (4.5 µs with 4 MHz CLKIN), read the conversion result data on the DIN line (this would be performed in two 8-bit
reads), and then repeat the sequence. The maximum serial
frequency will be determined by the data access and hold times
of the 8XC51/PIC16C42 and the AD7853/AD7853L.
OPTIONAL
4MHz/1.8MHz
(8XC51/L51)
/PIC17C42
The SCLK can also be connected to the CLKIN pin if the user
does not want to have to provide separate serial and master
clocks in Interface Modes 1, 2, and 3. With this arrangement
the SYNC signal must be low for 16 SCLK cycles in Interface
Modes 1 and 2 for the read and write operations. For Interface
Mode 3 the SYNC can be low for more than 16 SCLK cycles
for the read and write operations. Note that in Interface Modes
4 and 5 the CLKIN and SCLK cannot be tied together as the
SCLK is an output and the CLKIN is an input.
SCLK
DIN
P3.0/DT
(INT0/P3.2)/INT
OPTIONAL
CLKIN
SCLK
AD7853/AD7853L
SYNC
SM1
SM2
POLARITY
Figure 45. 8XC51/PIC17C42 Interface
CONVERSION
START
4 MHz/1.8MHz
MASTER
CLOCK
AD7853/AD7853L to 68HC11/16/L11/PIC16C42 Interface
SYNC SIGNAL
TO GATE
THE SCLK
DIN
DOUT
SLAVE
BUSY
SYNC
DVDD FOR 8XC51/L51
DGND FOR PIC17C42
CONVST
CONVST
CLKIN
P3.1/CK
MASTER
AD7853/AD7853L
SERIAL DATA
OUTPUT
Figure 44. Simplified Interface Diagram with DIN
Grounded and SCLK Tied to CLKIN
AD7853/AD7853L to 8XC51/PIC17C42 Interface
Figure 45 shows the AD7853/AD7853L interface to the 8XC51/
PIC17C42. The 8XL51 is for interfacing to the AD7853/AD7853L
when the supply is at 3 V. The 8XC51/PIC17C42 only run at
5 V. The 8XC51 is in Mode 0 operation. This is a two-wire
interface consisting of the SCLK and the DIN which acts as a
bidirectional line. The SYNC is tied low. The BUSY line can be
used to give an interrupt driven system but this would not normally be the case with the 8XC51/PIC17C42. For the 8XC51
12 MHz version, the serial clock will run at a maximum of
1 MHz so that the serial interface to the AD7853/AD7853L will
only be running at 1 MHz. The CLKIN signal must be provided
separately to the AD7853/AD7853L from a port line on the
8XC51 or from a source other than the 8XC51. Here the SCLK
cannot be tied to the CLKIN as the 8XC51 only provides a
noncontinuous serial clock. The CONVST signal can be provided from an external timer or conversion can be started in
software if required. The sequence of events would typically be
Figure 46 shows the AD7853/AD7853L SPI/QSPI interface to
the 68HC11/16/L11/PIC16C42. The 68L11 is for interfacing to
the AD7853/AD7853L when the supply is at 3 V. The SYNC
line is not used and is tied to DGND. The µController is configured as the master, by setting the MSTR bit in the SPCR to 1,
and thus provides the serial clock on the SCK pin. For all the
µControllers, the CPOL bit is set to 1 and for the 68HC11/16/
L11, the CPHA bit is set to 1. The CLKIN and CONVST
signals can be supplied from the µController or from separate
sources. The BUSY signal can be used as an interrupt to tell the
µController when the conversion is finished, then the reading
and writing can take place. If required the reading and writing
can take place during conversion and there will be no need for
the BUSY signal in this case. For no writing to the part then the
DIN pin can be tied permanently low. For the 68HC16 and the
QSPI interface the SM2 pin should be tied high and the SS line
tied to the SYNC pin. The microsequencer on the 68HC16
QSPI port can be used for performing a number of read and
write operations independent of the CPU and storing the conversion results in memory without taxing the CPU. The typical
sequence of events would be writing to the control register via
the DIN line setting a conversion start and at the same time
reading data from the previous conversion on the DOUT line,
wait for the conversion to be finished (4.5 µs with 4 MHz
CLKIN), and then repeat the sequence. The maximum serial
frequency will be determined by the data access and hold times
of the µControllers and the AD7853/AD7853L.
–30–
REV. B
AD7853/AD7853L
of the DSP5600x would be for synchronous operation (SYN =
1), internal frame sync (SCD2 = 1), Internal clock (SCKD =
1), 16-bit word length (WL1 = 1, WL0 = 0), frames sync only
active at beginning of the transfer (FSL1 = 0, FSL0 = 1). A
gated clock can be used (GCK = 1) or if the SCLK is to be tied
to the CLKIN of the AD7853/AD7853L, then there must be a
continuous clock (GCK = 0). Again the data access and hold
times of the DSP5600x and the AD7853/AD7853L should
allow for an SCLK of 4 MHz/1.8 MHz.
OPTIONAL
AD7853/AD7853L
4MHz/1.8MHz
CONVST
68HC11/L11/16
DVDD
SPI
SS
MASTER
CLKIN
HC16, QSPI
SYNC
SCK
SCLK
MISO
DOUT
IRQ
BUSY
OPTIONAL
MOSI
DIN
DIN AT DGND FOR
NO WRITING TO PART
DGND FOR HC11, SPI
DVDD FOR HC16, QSPI
DVDD
SLAVE
OPTIONAL
SM1
4MHz/1.8MHz
AD7853/AD7853L to ADSP-21xx Interface
MASTER
Figure 47 shows the AD7853/AD7853L interface to the ADSP21xx. The ADSP-21xx is the slave and the AD7853/AD7853L
is the master. The AD7853/AD7853L is in Interface Mode 5.
For the ADSP-21xx, the bits in the serial port control register
should be set up as TFSR = RFSR = 1 (need a frame sync for
every transfer), SLEN = 15 (16-bit word length), TFSW =
RFSW = 1 (alternate framing mode for transmit and receive
operations), INVRFS = INVTFS = 1 (active low RFS and
TFS), IRFS = ITFS = 0 (External RFS and TFS), and ISCLK
= 0 (external serial clock). The CLKIN and CONVST signals
could be supplied from the ADSP-21xx or from an external
source. The AD7853/AD7853L supplies the SCLK and the
SYNC signals to the ADSP-21xx and the reading and writing
takes place during conversion. The BUSY signal only indicates
when the conversion is finished and may not be required. The
data access and hold times of the ADSP-21xx and the AD7853/
AD7853L allows for a CLKIN of 4 MHz/1.8 MHz at both 5 V
and 3 V supplies.
DOUT
RFS
SYNC
TFS
IRQ
DT
BUSY
OPTIONAL
SLAVE
DIN
SM1
SM2
POLARITY
Figure 48. DSP56000/1/2 Interface
AD7853/AD7853L to TMS320C20/25/5x/LC5x Interface
Figure 49 shows the AD7853/AD7853L to the TMS320Cxx
interface. The TMS320LC5x is used when the AD7853/AD7853L
is being operated at 3 V. The AD7853/AD7853L is the master
and operates in Interface Mode 5. For the TMS320Cxx the
CLKX, CLKR, FSX, and FSR pins should all be configured as
inputs. The CLKX and the CLKR should be connected together as should the FSX and FSR. Since the AD7853/AD7853L
is the master and the reading and writing occurs during the
conversion, the BUSY only indicates when the conversion is
finished and thus may not be required. Again the data access
and hold times of the TMS320Cxx and the AD7853/AD7853L
allows for a CLKIN of 4 MHz/1.8 MHz.
OPTIONAL
AD7853/AD7853L
4MHz/1.8MHz
CONVST
TMS320C20/
25/5x/LC5x
AD7853/AD7853L
CLKX
CLKIN
CLKR
SCLK
OPTIONAL
BUSY
OPTIONAL
DIN AT DGND FOR
NO WRITING TO PART
DVDD
DIN
MASTER
SM1
SLAVE
DR
DOUT
FSR
SYNC
SM2
FSX
POLARITY
INT0
DT
Figure 47. ADSP-21xx Interface
AD7853/AD7853L to DSP56000/1/2/L002 Interface
Figure 48 shows the AD7853/AD7853L to DSP56000/1/2/L002
interface. Here the DSP5600x is the master and the AD7853/
AD7853L is the slave. The AD7853/AD7853L is in Interface
Mode 3. The DSP56L002 is used when the AD7853/AD7853L
is being operated at 3 V. The setting of the bits in the registers
REV. B
SYNC
OPTIONAL
DVDD
CLKIN
DR
DOUT
SC2
DIN AT DGND FOR
NO WRITING TO PART
CONVST
SCLK
SCLK
SRD
STD
ADSP-21xx
SCK
SCK
IRQ
OPTIONAL
SLAVE
CLKIN
POLARITY
Figure 46. 68HC11 and 68HC16 Interface
4MHz/1.8MHz
CONVST
DSP
56000/1/2/L002
SM2
AD7853/AD7853L
–31–
MASTER
OPTIONAL
BUSY
OPTIONAL
DIN
SM1
DIN AT DGND FOR
NO WRITING TO PART
SM2
POLARITY
DVDD
Figure 49. TMS320C20/25/5x Interface
AD7853/AD7853L
APPLICATION HINTS
Grounding and Layout
The analog and digital supplies to the AD7853/AD7853L are
independent and separately pinned out to minimize coupling
between the analog and digital sections of the device. The part
has very good immunity to noise on the power supplies as can
be seen by the PSRR vs. Frequency graph. However, care
should still be taken with regard to grounding and layout.
The printed circuit board that houses the AD7853/AD7853L
should be designed such that the analog and digital sections are
separated and confined to certain areas of the board. This facilitates the use of ground planes that can be separated easily. A
minimum etch technique is generally best for ground planes as it
gives the best shielding. Digital and analog ground planes
should only be joined in one place. If the AD7853/AD7853L is
the only device requiring an AGND to DGND connection, then
the ground planes should be connected at the AGND and
DGND pins of the AD7853/AD7853L. If the AD7853/AD7853L
is in a system where multiple devices require AGND to DGND
connections, the connection should still be made at one point
only, a star ground point which should be established as close as
possible to the AD7853/AD7853L.
Avoid running digital lines under the device as these will couple
noise onto the die. The analog ground plane should be allowed
to run under the AD7853/AD7853L to avoid noise coupling.
The power supply lines to the AD7853/AD7853L should use as
large a trace as possible to provide low impedance paths and
reduce the effects of glitches on the power supply line. Fast
switching signals like clocks should be shielded with digital
ground to avoid radiating noise to other sections of the board
and clock signals should never be run near the analog inputs.
Avoid crossover of digital and analog signals. Traces on opposite
sides of the board should run at right angles to each other. This
will reduce the effects of feedthrough through the board. A
microstrip technique is by far the best but is not always possible
with a double-sided board. In this technique, the component
side of the board is dedicated to ground planes while signals are
placed on the solder side.
Good decoupling is also important. All analog supplies should
be decoupled with 10␣ µF tantalum in parallel with 0.1␣ µF capacitors to AGND. All digital supplies should have a 0.1␣ µF disc
ceramic capacitor to AGND. To achieve the best from these
decoupling components, they must be placed as close as possible to the device, ideally right up against the device. In systems
where a common supply voltage is used to drive both the AVDD
and DVDD of the AD7853/AD7853L, it is recommended that
the system’s AVDD supply is used. In this case there should be a
10 Ω resistor between the AVDD pin and DVDD pin. This supply
should have the recommended analog supply decoupling capacitors between the AVDD pin of the AD7853/AD7853L and
AGND and the recommended digital supply decoupling capacitor between the DVDD pin of the AD7853/AD7853L and
DGND.
Evaluating the AD7853/AD7853L Performance
The recommended layout for the AD7853/AD7853L is outlined
in the evaluation board for the AD7853/AD7853L. The evaluation board package includes a fully assembled and tested evaluation board, documentation, and software for controlling the
board from the PC via the EVAL-CONTROL BOARD. The
EVAL-CONTROL BOARD can be used in conjunction with
the AD7853/AD7853L evaluation board, as well as many other
Analog Devices evaluation boards ending in the CB designator,
to demonstrate/evaluate the ac and dc performance of the
AD7853/AD7853L.
The software allows the user to perform ac (fast Fourier transform) and dc (histogram of codes) tests on the AD7853/AD7853L.
It also gives full access to all the AD7853/AD7853L on-chip
registers allowing for various calibration and power-down options to be programmed.
AD785x Family
All parts are 12 bits, 200 kSPS, 3.0 V to 5.5 V.
AD7853 – Single Channel Serial
AD7854 – Single Channel Parallel
AD7858 – Eight Channel Serial
AD7859 – Eight Channel Parallel
–32–
REV. B
AD7853/AD7853L
PAGE INDEX
Topic
Page
FEATURES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
SERIAL INTERFACE SUMMARY . . . . . . . . . . . . . . . . . . 23
GENERAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . 1
Resetting the Serial Interface . . . . . . . . . . . . . . . . . . . . . . 23
PRODUCT HIGHLIGHTS . . . . . . . . . . . . . . . . . . . . . . . . . 1
DETAILED TIMING SECTION . . . . . . . . . . . . . . . . . . . 24
SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
Mode 1 (2-Wire 8051 Interface) . . . . . . . . . . . . . . . . . . . 24
TIMING SPECIFICATIONS . . . . . . . . . . . . . . . . . . . . . . . 4
Mode 2 (3-Wire SPI/QSPI Interface Mode) . . . . . . . . . . . 25
TYPICAL TIMING DIAGRAMS . . . . . . . . . . . . . . . . . . . . 5
Mode 3 (QSPI Interface Mode) . . . . . . . . . . . . . . . . . . . . 25
ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . 6
Modes 4 and 5 (Self-Clocking Modes) . . . . . . . . . . . . . . . 25
ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
CONFIGURING THE AD7853/AD7853L . . . . . . . . . . . . 27
PIN CONFIGURATIONS . . . . . . . . . . . . . . . . . . . . . . . . . . 6
AD7853/AD7853L as a Read-Only ADC . . . . . . . . . . . . 27
PIN FUNCTION DESCRIPTIONS . . . . . . . . . . . . . . . . . . 7
Writing to the AD7853/AD7853L . . . . . . . . . . . . . . . . . . 28
TERMINOLOGY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Interface Modes 2 and 3 Configuration . . . . . . . . . . . . . . 28
ON-CHIP REGISTERS . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Interface Mode 1 Configuration . . . . . . . . . . . . . . . . . . . . 29
Addressing the On-Chip Registers . . . . . . . . . . . . . . . . . . . 9
Interface Modes 4 and 5 Configuration . . . . . . . . . . . . . . 29
Writing/Reading . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
MICROPROCESSOR INTERFACING . . . . . . . . . . . . . . . 30
CONTROL REGISTER . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
AD7853/AD7853L to 8XC51/PIC17C42 Interface . . . . . 30
STATUS REGISTER . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
CALIBRATION REGISTERS . . . . . . . . . . . . . . . . . . . . . . 12
AD7853/AD7853L to 68HC11/16/L11/PIC16C42
Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30
Addressing the Calibration Registers . . . . . . . . . . . . . . . . 12
AD7853/AD7853L to ADSP-21xx Interface . . . . . . . . . . 31
Writing to/Reading from the Calibration Registers . . . . . . 12
AD7853/AD7853L to DSP56000/1/2/L002 Interface . . . 31
Adjusting the Offset Calibration Register . . . . . . . . . . . . . 13
AD7853/AD7853L to TMS320C20/25/5x/LC5x
Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
Adjusting the Gain Calibration Register . . . . . . . . . . . . . . 13
CIRCUIT INFORMATION . . . . . . . . . . . . . . . . . . . . . . . . 14
APPLICATION HINTS . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
Grounding and Layout . . . . . . . . . . . . . . . . . . . . . . . . . . . 32
CONVERTER DETAILS . . . . . . . . . . . . . . . . . . . . . . . . . . 14
TYPICAL CONNECTION DIAGRAM . . . . . . . . . . . . . . 15
ANALOG INPUT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Acquisition Time . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
DC/AC Applications . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Input Ranges . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Transfer Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
REFERENCE SECTION . . . . . . . . . . . . . . . . . . . . . . . . . . 17
PERFORMANCE CURVES . . . . . . . . . . . . . . . . . . . . . . . . 17
POWER-DOWN OPTIONS . . . . . . . . . . . . . . . . . . . . . . . . 18
POWER-UP TIMES . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
Using an External Reference . . . . . . . . . . . . . . . . . . . . . . 19
Using the Internal (On-Chip) Reference . . . . . . . . . . . . . 19
POWER VS. THROUGHPUT RATE . . . . . . . . . . . . . . . . 20
Evaluating the AD7853/AD7853L Performance . . . . . . . 32
OUTLINE DIMENSIONS . . . . . . . . . . . . . . . . . . . . . . . . . 34
TABLE INDEX
#
Title
Write Register Addressing . . . . . . . . . . . . . . . . . . . . . . 9
II.
Read Register Addressing . . . . . . . . . . . . . . . . . . . . . . . 9
III.
Calibration Selection . . . . . . . . . . . . . . . . . . . . . . . . . 10
IV.
Calibrating Register Addressing . . . . . . . . . . . . . . . . . 12
V.
Analog Input Connections . . . . . . . . . . . . . . . . . . . . . 16
VI.
Power Management Options . . . . . . . . . . . . . . . . . . . 19
VII. Power Consumption vs. Throughput . . . . . . . . . . . . . 20
VIII. Calibration Times . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
IX.
SCLK Active Edge for Different Interface Modes . . . 23
X.
Interface Mode Description . . . . . . . . . . . . . . . . . . . . 23
CALIBRATION SECTION . . . . . . . . . . . . . . . . . . . . . . . . 20
Calibration Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
Automatic Calibration on Power-On . . . . . . . . . . . . . . . . 20
Self-Calibration Description . . . . . . . . . . . . . . . . . . . . . . . 20
Self-Calibration Timing . . . . . . . . . . . . . . . . . . . . . . . . . . 21
System Calibration Description . . . . . . . . . . . . . . . . . . . . 21
System Gain and Offset Interaction . . . . . . . . . . . . . . . . . 22
System Calibration Timing . . . . . . . . . . . . . . . . . . . . . . . 22
REV. B
Page
I.
–33–
AD7853/AD7853L
OUTLINE DIMENSIONS
Dimensions shown in inches and (mm).
24
13
1
12
C2024b–2.5–11/98
24-Lead Plastic DIP
(N-24)
0.260 ± 0.001
(6.61 ± 0.03)
PIN 1
0.32 (8.128)
0.30 (7.62)
1.228 (31.19)
1.226 (31.14)
0.130 (3.30)
0.128 (3.25)
SEATING
PLANE
0.02 (0.5)
0.016 (0.41)
0.11 (2.79)
0.09 (2.28)
15 °
0
0.07 (1.78)
0.05 (1.27)
0.011 (0.28)
0.009 (0.23)
NOTES
1. LEAD NO. 1 IDENTIFIED BY DOT OR NOTCH
2. PLASTIC LEADS WILL BE EITHER SOLDER DIPPED OR TIN PLATED
IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS.
24-Lead Small Outline Package
(R-24)
24
13
0.299 (7.6)
0.291 (7.39)
0.414 (10.52)
0.398 (10.10)
PIN 1
12
1
0.096 (2.44)
0.089 (2.26)
0.608 (15.45)
0.596 (15.13)
0.01 (0.254)
0.006 (0.15)
0.05 (1.27)
BSC
0.019 (0.49)
0.014 (0.35)
0.013 (0.32)
0.009 (0.23)
0.03 (0.76)
0.02 (0.51)
6°
0°
0.042 (1.067)
0.018 (0.447)
1. LEAD NO. 1 IDENTIFIED BY A DOT.
2. SOIC LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED
IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS
24-Lead Shrink Small Outline Package
(RS-24)
24
13
PRINTED IN U.S.A.
0.212 (5.38)
0.205 (5.207)
0.311 (7.9)
0.301 (7.64)
PIN 1
12
1
0.328 (8.33)
0.318 (8.08)
0.008 (0.203)
0.002 (0.050)
0.0256 (0.65)
BSC
0.07 (1.78)
0.066 (1.67)
0.009 (0.229)
0.005 (0.127)
8°
0°
0.037 (0.94)
0.022 (0.559)
1. LEAD NO. 1 IDENTIFIED BY A DOT.
2. LEADS WILL BE EITHER TIN PLATED OR SOLDER DIPPED
IN ACCORDANCE WITH MIL-M-38510 REQUIREMENTS
–34–
REV. B
工商网监
湘ICP备2023018690号
