a
High-Speed, Low-Power
Dual Operational Amplifier
AD826
FEATURES
High Speed:
50 MHz Unity Gain Bandwidth
350 V/s Slew Rate
70 ns Settling Time to 0.01%
Low Power:
7.5 mA Max Power Supply Current Per Amp
Easy to Use:
Drives Unlimited Capacitive Loads
50 mA Min Output Current Per Amplifier
Specified for +5 V, 5 V and 15 V Operation
2.0 V p-p Output Swing into a 150 Load
(VS = +5 V)
Good Video Performance
Differential Gain & Phase Error of 0.07% & 0.11
Excellent DC Performance:
2.0 mV Max Input Offset Voltage
APPLICATIONS
Unity Gain ADC/DAC Buffer
Cable Drivers
8- and 10-Bit Data Acquisition Systems
Video Line Driver
Active Filters
PRODUCT DESCRIPTION
The AD826 is a dual, high speed voltage feedback op amp. It
is ideal for use in applications which require unity gain stability
and high output drive capability, such as buffering and cable
driving. The 50 MHz bandwidth and 350 V/µs slew rate make
the AD826 useful in many high speed applications including:
video, CATV, copiers, LCDs, image scanners and fax machines.
CONNECTION DIAGRAM
8-Lead Plastic Mini-DIP and SO Package
OUT1
1
8
V+
–IN1
2
7
OUT2
+IN1
3
6
–IN2
V–
4
5
+IN2
AD826
The AD826 features high output current drive capability of
50 mA min per amp, and is able to drive unlimited capacitive
loads. With a low power supply current of 15 mA max for both
amplifiers, the AD826 is a true general purpose operational
amplifier.
The AD826 is ideal for power sensitive applications such as video
cameras and portable instrumentation. The AD826 can operate
from a single +5 V supply, while still achieving 25 MHz of bandwidth. Furthermore the AD826 is fully specified from a single
+5 V to ± 15 V power supplies.
The AD826 excels as an ADC/DAC buffer or active filter in
data acquisition systems and achieves a settling time of 70 ns
to 0.01%, with a low input offset voltage of 2 mV max. The
AD826 is available in small 8-lead plastic mini-DIP and SO
packages.
1k
VS
5V
3.3F
500ns
100
90
CL = 100pF
0.01F
HP PULSE
GENERATOR
VIN
1k
2
50
3
1/2
AD826
1
VOUT
TEKTRONIX
P6201 FET
PROBE
TEKTRONIX
7A24 FET
PREAMP
10
0.01F
CL = 1000pF
0%
CL
5V
3.3F
–VS
Driving a Large Capacitive Load
REV. C
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
www.analog.com
Fax: 781/461-3113
© Analog Devices, Inc., 2010
AD826–SPECIFICATIONS (@ T = +25C, unless otherwise noted)
A
Parameter
Conditions
DYNAMIC PERFORMANCE
Unity Gain Bandwidth
Bandwidth for 0.1 dB Flatness
Gain = +1
Full Power Bandwidth1
VOUT = 5 V p-p
RLOAD = 500 Ω
VOUT = 20 V p-p
RLOAD = 1 kΩ
RLOAD = 1 kΩ
Gain = –1
Slew Rate
Settling Time to 0.1%
to 0.01%
NOISE/HARMONIC PERFORMANCE
Total Harmonic Distortion
Input Voltage Noise
Input Current Noise
Differential Gain Error
(R1 = 150 Ω)
Differential Phase Error
(R1 = 150 Ω)
VS
Min
Typ
±5 V
± 15 V
0, +5 V
±5 V
± 15 V
0, +5 V
30
45
25
10
25
10
35
50
29
20
55
20
MHz
MHz
MHz
MHz
MHz
MHz
15.9
MHz
5.6
250
350
200
45
45
70
70
MHz
V/µs
V/µs
V/µs
ns
ns
ns
ns
± 15 V
± 5 V, ± 15 V
± 5 V, ± 15 V
± 15 V
±5 V
0, +5 V
± 15 V
±5 V
0, +5 V
–78
15
1.5
0.07
0.12
0.15
0.11
0.12
0.15
dB
nV/√Hz
pA/√Hz
%
%
%
Degrees
Degrees
Degrees
± 5 V to ± 15 V
0.5
± 5 V, ± 15 V
10
3.3
± 5 V, ± 15 V
25
±5 V
–2.5 V to +2.5 V
0 V–10 V Step, AV = –1
–2.5 V to +2.5 V
0 V–10 V Step, AV = –1
FC = 1 MHz
f = 10 kHz
f = 10 kHz
NTSC
Gain = +2
NTSC
Gain = +2
DC PERFORMANCE
Input Offset Voltage
± 15 V
±5 V
± 15 V
0, +5 V
±5 V
± 15 V
±5 V
± 15 V
200
300
150
TMIN to TMAX
Offset Drift
Input Bias Current
TMIN
TMAX
Input Offset Current
TMIN to TMAX
Offset Current Drift
Open-Loop Gain
0.3
VOUT = ± 2.5 V
RLOAD = 500 Ω
TMIN to TMAX
RLOAD = 150 Ω
VOUT = ± 10 V
RLOAD = 1 kΩ
TMIN to TMAX
VOUT = ± 7.5 V
RLOAD = 150 Ω (50 mA Output)
INPUT CHARACTERISTICS
Input Resistance
Input Capacitance
Input Common-Mode Voltage Range
2
3
6.6
10
4.4
300
500
mV
mV
µV/°C
µA
µA
µA
nA
nA
nA/°C
2
1.5
1.5
4
3
V/mV
V/mV
V/mV
3.5
2
6
5
V/mV
V/mV
2
4
V/mV
+3.8
–2.7
+13
–12
+3.8
+1.2
80
86
80
300
1.5
+4.3
–3.4
+14.3
–13.4
+4.3
+0.9
100
120
100
kΩ
pF
V
V
V
V
V
V
dB
dB
dB
± 15 V
0, +5 V
–2–
0.15
0.15
± 15 V
±5 V
VCM = ± 2.5 V, TMIN –TMAX
VCM = ± 12 V
TMIN to TMAX
0.1
0.15
Unit
±5 V
± 15 V
Common-Mode Rejection Ratio
Max
±5 V
± 15 V
± 15 V
REV. C
AD826
Parameter
OUTPUT CHARACTERISTICS
Output Voltage Swing
Conditions
VS
Min
Typ
RLOAD = 500 Ω
RLOAD = 150 Ω
RLOAD = 1 kΩ
RLOAD = 500 Ω
RLOAD = 500 Ω
±5 V
±5 V
± 15 V
± 15 V
0, +5 V
3.3
3.2
13.3
12.8
+1.5,
+3.5
50
50
30
3.8
3.6
13.7
13.4
±V
±V
±V
±V
90
8
V
mA
mA
mA
mA
Ω
dB
dB
V/µs
± 15 V
±5 V
0, +5 V
± 15 V
Output Current
Short-Circuit Current
Output Resistance
MATCHING CHARACTERISTICS
Dynamic
Crosstalk
Gain Flatness Match
Slew Rate Match
DC
Input Offset Voltage Match
Input Bias Current Match
Open-Loop Gain Match
Common-Mode Rejection Ratio Match
Power Supply Rejection Ratio Match
POWER SUPPLY
Operating Range
Open Loop
f = 5 MHz
G = +1, f = 40 MHz
G = –1
± 15 V
± 15 V
± 15 V
–80
0.2
10
TMIN –TMAX
TMIN –TMAX
VO = ± 10 V, RLOAD = 1 kΩ,
TMIN –TMAX
VCM = ± 12 V, TMIN –TMAX
± 5 V to ± 15 V, TMIN –TMAX
± 5 V to ± 15 V
± 5 V to ± 15 V
0.5
0.06
± 15 V
± 15 V
Dual Supply
Single Supply
Quiescent Current/Amplifier
TMIN to TMAX
TMIN to TMAX
VS = ± 5 V to ± 15 V, TMIN to TMAX
NOTES
1
Full power bandwidth = slew rate/2 π VPEAK.
Specifications subject to change without notice.
ABSOLUTE MAXIMUM RATINGS 1
Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 18 V
Internal Power Dissipation2
Plastic (N) . . . . . . . . . . . . . . . . . . . . . See Derating Curves
Small Outline (R) . . . . . . . . . . . . . . . . See Derating Curves
Input Voltage (Common Mode) . . . . . . . . . . . . . . . . . . . ± VS
Differential Input Voltage . . . . . . . . . . . . . . . . . . . . . . . ± 6 V
Output Short Circuit Duration . . . . . . . See Derating Curves
Storage Temperature Range (N, R) . . . . . . . –65°C to +125°C
Operating Temperature Range . . . . . . . . . . –40°C to +85°C
Lead Temperature Range (Soldering 10 seconds) . . . +300°C
0.15
80
80
mV
µA
mV/V
dB
dB
± 18
+36
7.5
7.5
7.5
7.5
6.6
75
2
0.8
0.01
100
100
± 2.5
+5
±5 V
±5 V
± 15 V
± 15 V
Unit
6.8
86
V
V
mA
mA
mA
mA
dB
ESD SUSCEPTIBILITY
ESD (electrostatic discharge) sensitive device. Electrostatic charges
as high as 4000 volts, which readily accumulate on the human
body and on test equipment, can discharge without detection.
Although the AD826 features proprietary ESD protection circuitry, permanent damage may still occur on these devices
if they are subjected to high energy electrostatic discharges.
Therefore, proper ESD precautions are recommended to avoid
any performance degradation or loss of functionality.
2.0
TJ = +150C
MAXIMUM POWER DISSIPATION – Watts
Power Supply Rejection Ratio
Max
NOTES
1
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the
device at these or any other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability .
2
Specification is for device in free air: 8-lead plastic package, θJA = 100°C/watt;
8-lead SOIC package, θJA = 155°C/watt.
8-LEAD MINI-DIP PACKAGE
1.5
1.0
0.5
8-LEAD SOIC PACKAGE
0
–50 –40 –30 –20 –10 0 10 20 30 40 50 60 70
AMBIENT TEMPERATURE – C
80
90
Maximum Power Dissipation vs. Temperature for Different
Package Types
REV. C
–3–
AD826 – Typical Characteristics
7.7
QUIESCENT SUPPLY CURRENT PER AMP – mA
INPUT COMMON-MODE RANGE – Volts
20
15
+VCM
10
–VCM
5
0
0
5
15
10
7.2
+85C
–40C
6.2
5.7
20
0
5
SUPPLY VOLTAGE – Volts
20
Figure 4. Quiescent Supply Current per Amp vs. Supply
Voltage for Various Temperatures
20
400
15
350
SLEW RATE – V/s
OUTPUT VOLTAGE SWING – Volts
15
10
SUPPLY VOLTAGE – Volts
Figure 1. Common-Mode Voltage Range vs. Supply
RL = 500V
10
RL = 150V
5
300
250
200
0
0
5
10
20
15
0
5
SUPPLY VOLTAGE – Volts
Figure 2. Output Voltage Swing vs. Supply
10
15
SUPPLY VOLTAGE – Volts
20
Figure 5. Slew Rate vs. Supply Voltage
100
CLOSED-LOOP OUTPUT IMPEDANCE –
30
OUTPUT VOLTAGE SWING – Volts p-p
+25C
6.7
25
VS = 15V
20
15
10
VS = 5V
5
10
1
0.1
0.01
0
10
100
1k
10k
1k
LOAD RESISTANCE –
10k
100k
1M
10M
100M
FREQUENCY – Hz
Figure 3. Output Voltage Swing vs. Load Resistance
Figure 6. Closed-Loop Output Impedance vs. Frequency
–4–
REV. C
100
6
80
5
4
3
+100
PHASE 5V OR
15V SUPPLIES
+80
GAIN 15V SUPPLIES
60
+60
40
+40
GAIN 5V SUPPLIES
+20
20
2
0
PHASE MARGIN – Degrees
7
OPEN-LOOP GAIN – dB
INPUT BIAS CURRENT – A
AD826
0
RL = 1k
1
–60
–40
–20
0
20
40
60
80
100
120
–20
140
1k
10k
100k
1M
10M
FREQUENCY – Hz
TEMPERATURE – C
Figure 7. Input Bias Current vs. Temperature
100M
1G
Figure 10. Open-Loop Gain and Phase Margin
vs. Frequency
130
7
SHORT CIRCUIT CURRENT – mA
15V
6
OPEN-LOOP GAIN – V/mV
110
SOURCE CURRENT
90
SINK CURRENT
70
5
5V
4
3
50
30
–60
2
–40
–20
0
20
40
60
80
100
120
1
100
140
1k
TEMPERATURE – C
10k
LOAD RESISTANCE –
Figure 8. Short Circuit Current vs. Temperature
Figure 11. Open-Loop Gain vs. Load Resistance
100
100
80
PHASE MARGIN
60
60
GAIN BANDWIDTH
40
40
80
POSITIVE
SUPPLY
70
PSR – dB
80
UNITY GAIN BANDWIDTH – MHz
PHASE MARGIN – Degrees
90
60
NEGATIVE
SUPPLY
50
40
30
20
20
–60
–40
–20
0
20
40
60
80
100
120
20
140
10
100
TEMPERATURE – C
10k
100k
1M
10M
100M
FREQUENCY – Hz
Figure 9. Unity Gain Bandwidth and Phase Margin
vs. Temperature
REV. C
1k
Figure 12. Power Supply Rejection vs. Frequency
–5–
AD826
–40
140
VIN = 1V p-p
GAIN = +2
HARMONIC DISTORTION – dB
–50
CMR – dB
120
100
80
–60
–70
–80
2ND HARMONIC
–90
3RD HARMONIC
–100
100
60
1k
10k
1M
100k
10M
1k
10k
Figure 13. Common-Mode Rejection vs. Frequency
1M
10M
Figure 16. Harmonic Distortion vs. Frequency
30
Hz
50
RL = 1k
INPUT VOLTAGE NOISE – nV/
OUTPUT VOLTAGE – Volts p-p
100k
FREQUENCY – Hz
FREQUENCY – Hz
20
RL = 150
10
0
100k
1M
10M
40
30
20
10
0
100M
3
10
100
1k
10k
100k
FREQUENCY – Hz
FREQUENCY – Hz
Figure 14. Large Signal Frequency Response
10M
1M
Figure 17. Input Voltage Noise Spectral Density
380
10
0.1%
6
360
4
1%
2
SLEW RATE – V/s
OUTPUT SWING FROM 0 TO V
8
0.01%
0
–2
0.01%
1%
–4
340
320
–6
0.1%
–8
300
–60
–10
0
20
40
60
80
100
120
140
160
–40
–20
0
20
40
60
80
100
120
140
TEMPERATURE – C
SETTLING TIME – ns
Figure 15. Output Swing and Error vs. Settling Time
Figure 18. Slew Rate vs. Temperature
–6–
REV. C
AD826
5
5
4
0.1dB
VS
FLATNESS
15V 55MHz
5V 20MHz
5V 20MHz
781
3
VOUT
VIN
150
2
GAIN – dB
0
–1
VS = 5V
–2
15V 3pF
5V
4pF
5V
6pF
1
16MHz
14MHz
12MHz
VS = 15V
0
VS = 5V
–1
VS = 5V
–4
1M
10M
FREQUENCY – Hz
–5
100k
100M
0.07
0.12
0.8
0.6
0.4
GAIN – dB
0.10
0.13
100M
1.0
DIFFERENTIAL GAIN – Percent
0.13
DIFF GAIN
1M
10M
FREQUENCY – HZ
Figure 22. Closed-Loop Gain vs. Frequency, Gain = –1
Figure 19. Closed-Loop Gain vs. Frequency
DIFFERENTIAL PHASE – Degrees
VOUT
CC
–3
–4
–5
100k
CC
VS
1k
–2
VS = 5V
–3
VIN
2
VS = 15V
1
GAIN – dB
3
0.1dB
FLATNESS
1k
4
DIFF PHASE
VS = 15V
0.2
0
–0.2
VS = 5V
–0.4
VS = +5V
–0.6
0.11
–0.8
0.10
5
–1.0
100k
15
10
1M
10M
FREQUENCY – Hz
SUPPLY VOLTAGE – Volts
100M
Figure 23. Gain Flatness Matching vs. Supply, G = +1
Figure 20. Differential Gain and Phase vs. Supply Voltage
VS
VOUT
–30
0.1F
CROSSTALK – dB
–40
8
–50
3
–60
1/2
2 AD826
VIN
5V
RL = 150
–70
1F
5
7
1
1/2
AD826 6
4
0.1F
–80
RL
RL
15V
RL = 1k
–90
1F
–VS
–100
–110
10k
RL = 150 FOR VS = 5V, 1k FOR VS = 15V
100k
1M
FREQUENCY – Hz
10M
100M
USE GROUND PLANE
PINOUT SHOWN IS FOR MINIDIP PACKAGE
Figure 24. Crosstalk Test Circuit
Figure 21. Crosstalk vs. Frequency
REV. C
–7–
AD826
1k
VS
3.3F
0.01F
RIN
PULSE (LS)
VIN 100
OR
FUNCTION (SS)
50
GENERATOR
VOUT
1/2
AD826
TEKTRONIX
P6201 FET
PROBE
TEKTRONIX
7A24
PREAMP
0.01F
RL
3.3F
–VS
Figure 25. Noninverting Amplifier Configuration
5V
200mV
50ns
100
100
90
90
10
10
0%
0%
200mV
5V
Figure 26. Noninverting Large Signal Pulse Response,
RL = 1 kΩ
5V
50ns
Figure 28. Noninverting Small Signal Pulse Response,
RL = 1 kΩ
50ns
5V
200mV
100
100
90
90
10
10
0%
0%
5V
50ns
200mV
Figure 27. Noninverting Large Signal Pulse Response,
RL = 150 Ω
Figure 29. Noninverting Small Signal Pulse Response,
RL = 150 Ω
–8–
REV. C
AD826
1k
VS
3.3F
PULSE (LS)
OR FUNCTION (SS)
GENERATOR
VIN
0.01F
RIN
1k
50
1/2
AD826
TEKTRONIX
P6201 FET
PROBE
VOUT
TEKTRONIX
7A24
PREAMP
0.01F
RL
3.3F
–VS
Figure 30. Inverting Amplifier Configuration
5V
200mV
50ns
100
100
90
90
10
10
0%
0%
200mV
5V
Figure 31. Inverting Large Signal Pulse Response,
RL = 1 kΩ
5V
Figure 33. Inverting Small Signal Pulse Response,
RL = 1 kΩ
200mV
50ns
100
100
90
90
10
10
0%
0%
5V
50ns
200mV
Figure 32. Inverting Large Signal Pulse Response,
RL = 150 Ω
REV. C
50ns
Figure 34. Inverting Small Signal Pulse Response,
RL = 150 Ω
–9–
AD826
THEORY OF OPERATION
The AD826 is a low cost, wide band, high performance dual
operational amplifier which can drive heavy capacitive and
resistive loads. It also achieves a constant slew rate, bandwidth
and settling time over its entire specified temperature range.
For high performance circuits, it is recommended that a
“balancing” resistor be used to reduce the offset errors caused
by bias current flowing through the input and feedback resistors.
The balancing resistor equals the parallel combination of RIN
and RF and thus provides a matched impedance at each input
terminal. The offset voltage error will then be reduced by more
than an order of magnitude.
The AD826 (Figure 35) consists of a degenerated NPN
differential pair driving matched PNPs in a folded-cascode gain
stage. The output buffer stage employs emitter followers in a
class AB amplifier which delivers the necessary current to the
load while maintaining low levels of distortion.
APPLYING THE AD826
The AD826 is a breakthrough dual amp that delivers precision
and speed at low cost with low power consumption. The AD826
offers excellent static and dynamic matching characteristics,
combined with the ability to drive heavy resistive and capacitive
loads. As with all high frequency circuits, care should be taken
to maintain overall device performance as well as their matching.
The following items are presented as general design considerations.
+VS
CF
Circuit Board Layout
OUTPUT
Input and output runs should be laid out so as to physically
isolate them from remaining runs. In addition, the feedback
resistor of each amplifier should be placed away from the
feedback resistor of the other amplifier, since this greatly
reduces inter-amp coupling.
–IN
+IN
Choosing Feedback and Gain Resistors
In order to prevent the stray capacitance present at each
amplifier’s summing junction from limiting its performance,
the feedback resistors should be ≤1 kΩ. Since the summing
junction capacitance may cause peaking, a small capacitor
(1 pF–5pF) maybe paralleled with RF to neutralize this effect.
Finally, sockets should be avoided, because of their tendency to
increase interlead capacitance.
–VS
NULL1
NULL8
Figure 35. Simplified Schematic
The capacitor, CF, in the output stage mitigates the effect of
capacitive loads. With low capacitive loads, the gain from the
compensation node to the output is very close to unity. In this
case, CF is bootstrapped and does not contribute to the overall
compensation capacitance of the device. As the capacitive load
is increased, a pole is formed with the output impedance of the
output stage. This reduces the gain, and therefore, CF is
incompletely bootstrapped. Effectively, some fraction of CF
contributes to the overall compensation capacitance, reducing
the unity gain bandwidth. As the load capacitance is further
increased, the bandwidth continues to fall, maintaining the
stability of the amplifier.
Power Supply Considerations
To ensure the proper operation of the AD826, connect the
positive supply before the negative supply. Also, proper power
supply decoupling is critical to preserve the integrity of high
frequency signals. In carefully laid out designs, decoupling
capacitors should be placed in close proximity to the supply
pins, while their lead lengths should be kept to a minimum.
These measures greatly reduce undesired inductive effects on
the amplifier’s response.
Though two 0.1 μF capacitors will typically be effective in
decoupling the supplies, several capacitors of different values
can be paralleled to cover a wider frequency range.
INPUT CONSIDERATIONS
An input protection resistor (RIN in Figure 25) is required in
circuits where the input to the AD826 will be subjected to
transient or continuous overload voltages exceeding the ±6 V
maximum differential limit. This resistor provides protection
for the input transistors by limiting their maximum base current.
-10-
Rev. C
AD826
SINGLE SUPPLY OPERATION
R3 and C2 reduce the effect of the power supply changes on the
An exciting feature of the AD826 is its ability to perform well in a
single supply configuration (see Figure 37). The AD826 is ideally
suited for applications that require low power dissipation and high
output current and those which need to drive large capacitive
loads, such as high speed buffering and instrumentation.
Referring to Figure 36, careful consideration should be given to
the proper selection of component values. The choices for this
particular circuit are: (R1 + R3)储R2 combine with C1 to form a
low frequency corner of approximately 30 Hz.
output by low-pass filtering with a corner at
1
.
2πR3C2
The values for RL and CL were chosen to demonstrate the
AD826’s exceptional output drive capability. In this configuration, the output is centered around 2.5 V. In order to eliminate
the static dc current associated with this level, C3 was inserted
in series with RL.
VS
500mV
100
90
R3
1k
3.3F
C2
0.1F
0.01F
R1
9k
VIN
R2
10k
10
COUT
1/2
AD826
C1
1F
0%
VOUT
RL
150
C3
0.1F
CL
200pF
500mV
100ns
Figure 37. Single Supply Pulse Response, G = +1,
RL = 150 Ω, CL = 200 pF
Figure 36. Single Supply Amplifier Configuration
1k
PARALLEL AMPS PROVIDE 100 mA TO LOAD
VS
By taking advantage of the superior matching characteristics of
the AD826, enhanced performance can easily be achieved by
employing the circuit in Figure 38. Here, two identical cells are
paralleled to obtain even higher load driving capability than that
of a single amplifier (100 mA min guaranteed). R1 and R2 are
included to limit current flow between amplifier outputs that
would arise in the presence of any residual mismatch.
1F
0.1F
1k
1/2
AD826
R1
5
VIN
VOUT
RL
1k
1/2
AD826
R2
5
0.1F
–VS
1F
1k
Figure 38. Parallel Amp Configuration
REV. C
–11–
AD826
SINGLE-ENDED TO DIFFERENTIAL LINE DRIVER
Outstanding CMRR (> 80 dB @ 5 MHz), high bandwidth, wide
supply voltage range, and the ability to drive heavy loads, make
the AD826 an ideal choice for many line driving applications.
In this application, the AD830 high speed video difference
amp serves as the differential line receiver on the end of a back
terminated, 50 ft., twisted-pair transmission line (see Figure 40).
The overall system is configured in a gain of +1 and has a –3 dB
bandwidth of 14 MHz. Figure 39 is the pulse response with a
2 V p-p, 1 MHz signal input.
2V
200ns
100
90
10
0%
2V
Figure 39. Pulse Response
15V
IN
0.1F
1.05k
15V
0.01F
1/2
AD826
0.01F
50 FEET TWISTED PAIR
Z = 72
2.2F
0.1F
36
36
VOUT
BNC
5pF
1.05k
1.05k
1.05k
AD830
36
36
5pF
1/2
AD826
0.01F
0.01F
–15V
–15V
0.1F
0.1F
2.2F
Figure 40. Differential Line Driver
LOW DISTORTION LINE DRIVER
1.1k
The AD826 can quickly be turned into a powerful, low distortion line driver (see Figure 41). In this arrangement the AD826
can comfortably drive a 75 Ω back-terminated cable, with a
5 MHz, 2 V p-p input; all of this while achieving the harmonic
distortion performance outlined in the following table.
Configuration
2nd Harmonic
1. No Load
–78.5 dBm
2. 150 Ω RL Only
–63.8 dBm
3. 150 Ω RL 7.5 Ω RC
–70.4 dBm
1k
VS
1F
0.1F
1/2
AD826
RC
7.5
1k
1k
In this application one half of the AD826 operates at a gain of
2.1 and supplies the current to the load, while the other provides the overall system gain of 2. This is important for two
reasons: the first is to keep the bandwidth of both amplifiers the
same, and the second is to preserve the AD826’s ability to operate from low supply voltages. RC varies with the load and must
be chosen to satisfy the following equation:
75
1/2
AD826
RL
75
1F
75
0.1F
Figure 41. Low Distortion Amplifier
RC = MRL
where M is defined by [(M+ 1) GS = GD] and GD = Driver’s Gain,
GS = System Gain.
–12–
REV. C
AD826
HIGH PERFORMANCE ADC BUFFER
1k
Figure 42 is a schematic of a 12-bit high speed analog-to-digital
converter. The AD826 dual op amp takes a single ended input
and drives the AD872 A/D converter differentially, thus reducing 2nd harmonic distortion. Figure 43 is a FFT of a 1 MHz
input, sampled at 10 MHz with a THD of –78 dB. The AD826
can be used to amplify low level signals so that the entire range
of the converter is used. The ability of the AD826 to perform on
a ± 5 volt supply or even with a single 5 volts combined with its
rapid settling time and ability to deliver high current to complicated loads make it a very good flash A/D converter buffer as
well as a very useful general purpose building block.
VS
0.1F
1k
VIN
500mV
p-p MAX
1/2
AD826
50
COAX
CABLE
VINA
AD872
12-BIT
10MSPS
ADC
52.5
1k
1/2
AD826
0.1F
VS
5V
VINB
100F
25V
–VS
COMMON
100F
25V
–5V
1k
–VS
Figure 42. A Differential Input Buffer for High
Bandwidth ADCs
Figure 43. FFT, Buffered A/D Converter
REV. C
–13–
AD826
OUTLINE DIMENSIONS
0.400 (10.16)
0.365 (9.27)
0.355 (9.02)
8
5
1
4
0.280 (7.11)
0.250 (6.35)
0.240 (6.10)
0.325 (8.26)
0.310 (7.87)
0.300 (7.62)
0.100 (2.54)
BSC
0.060 (1.52)
MAX
0.210 (5.33)
MAX
0.015
(0.38)
MIN
0.150 (3.81)
0.130 (3.30)
0.115 (2.92)
SEATING
PLANE
0.022 (0.56)
0.018 (0.46)
0.014 (0.36)
0.195 (4.95)
0.130 (3.30)
0.115 (2.92)
0.015 (0.38)
GAUGE
PLANE
0.014 (0.36)
0.010 (0.25)
0.008 (0.20)
0.430 (10.92)
MAX
0.005 (0.13)
MIN
0.070 (1.78)
0.060 (1.52)
0.045 (1.14)
070606-A
COMPLIANT TO JEDEC STANDARDS MS-001
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.
Figure 44. 8-Lead Plastic Dual In-Line Package [PDIP]
Narrow Body (N-8)
Dimensions shown in inches and (millimeters)
5.00 (0.1968)
4.80 (0.1890)
1
5
4
1.27 (0.0500)
BSC
0.25 (0.0098)
0.10 (0.0040)
COPLANARITY
0.10
SEATING
PLANE
6.20 (0.2441)
5.80 (0.2284)
1.75 (0.0688)
1.35 (0.0532)
0.51 (0.0201)
0.31 (0.0122)
0.50 (0.0196)
0.25 (0.0099)
45°
8°
0°
0.25 (0.0098)
0.17 (0.0067)
1.27 (0.0500)
0.40 (0.0157)
COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.
012407-A
8
4.00 (0.1574)
3.80 (0.1497)
Figure 45. 8-Lead Standard Small Outline Package [SOIC_N]
Narrow Body (R-8)
Dimensions shown in millimeters and (inches)
ORDERING GUIDE
Model1
AD826AN
AD826ANZ
AD826AR
AD826AR-REEL
AD826AR-REEL7
AD826ARZ
AD826ARZ-REEL
AD826ARZ-REEL7
1
Temperature Range
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
−40°C to +85°C
Package Description
8-Lead PDIP
8-Lead PDIP
8-Lead SOIC_N
8-Lead SOIC_N
8-Lead SOIC_N
8-Lead SOIC_N
8-Lead SOIC_N
8-Lead SOIC_N
Package Option
N-8
N-8
R-8
R-8
R-8
R-8
R-8
R-8
Z = RoHS Compliant Part.
-14-
Rev. C
AD826
REVISION HISTORY
Changed Power Supply Bypassing Section to Power Supply
Considerations Section ...................................................................10
Changes to Power Supply Considerations Section ....................10
Updated Outline Dimensions ........................................................14
Changes to Ordering Guide ...........................................................14
©2010 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D08950-0-4/10(C)
Rev. C
-15-
工商网监
湘ICP备2023018690号
