0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ADG5412FTRUZ-EP-R7

ADG5412FTRUZ-EP-R7

  • 厂商:

    AD(亚德诺)

  • 封装:

    TSSOP16_5X4.4MM

  • 描述:

    IC SWITCH QUAD SPST 16TSSOP

  • 数据手册
  • 价格&库存
ADG5412FTRUZ-EP-R7 数据手册
Fault Protection and Detection, 10 Ω RON, Quad SPST Switches ADG5412F-EP Enhanced Product FEATURES FUNCTIONAL BLOCK DIAGRAM Overvoltage protection up to −55 V and +55 V Power-off protection up to −55 V and +55 V Overvoltage detection on source pins Low on resistance: 10 Ω On-resistance flatness: 0.5 Ω 5.5 kV human body model (HBM) ESD rating Latch-up immune under any circumstance Known state without digital inputs present ADG5412F-EP S1 D1 S2 D2 S3 D3 S4 D4 ENHANCED PRODUCT FEATURES FF IN1 IN2 IN3 IN4 Supports defense and aerospace applications (AQEC standard) Military temperature range: −55°C to +125°C Controlled manufacturing baseline One assembly/test site One fabrication site Enhanced product change notification Qualification data available on request NOTES 1. SWITCHES SHOWN FOR A LOGIC 1 INPUT. 12705-001 FAULT DETECTION + SWITCH DRIVER Figure 1. APPLICATIONS Avionics Analog input/output modules Process control/distributed control systems Data acquisition Instrumentation Automatic test equipment Communication systems Relay replacement GENERAL DESCRIPTION The ADG5412F-EP contains four independently controlled single-pole/single-throw (SPST) switches. The ADG5412F-EP has four switches that turn on with Logic 1 inputs. Each switch conducts equally well in both directions when on, and each switch has an input signal range that extends to the supplies. The digital inputs are compatible with 3 V logic inputs over the full operating supply range. When no power supplies are present, the switch remains in the off condition, and the switch inputs are high impedance. Under normal operating conditions, if the analog input signal levels on any Sx pin exceed VDD or VSS by a threshold voltage, VT, the switch turns off. Input signal levels up to +55 V or −55 V relative to ground are blocked, in both the powered and unpowered condition. The low on resistance of these switches, combined with on-resistance flatness over a significant portion of the signal range make them an ideal solution for data acquisition and gain Rev. B switching applications where excellent linearity and low distortion are critical. PRODUCT HIGHLIGHTS 1. 2. 3. 4. 5. 6. Source pins are protected against voltages greater than the supply rails, up to −55 V and +55 V. Source pins are protected against voltages between −55 V and +55 V in an unpowered state. Overvoltage detection with digital output indicates operating state of switches. Trench isolation guards against latch-up. Optimized for low on resistance and on-resistance flatness. The ADG5412F-EP can be operated from a dual supply of ±5 V up to ±22 V or a single power supply of +8 V up to +44 V. Additional application and technical information can be found in the ADG5412F data sheet. Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©2015–2017 Analog Devices, Inc. All rights reserved. Technical Support www.analog.com ADG5412F-EP Enhanced Product TABLE OF CONTENTS Features .............................................................................................. 1 12 V Single Supply.........................................................................7 Enhanced Product Features ............................................................ 1 36 V Single Supply.........................................................................9 Applications ....................................................................................... 1 Continuous Current per Channel, Sx or Dx ........................... 11 Functional Block Diagram .............................................................. 1 Absolute Maximum Ratings ......................................................... 12 General Description ......................................................................... 1 ESD Caution................................................................................ 12 Product Highlights ........................................................................... 1 Pin Configuration and Function Descriptions........................... 13 Revision History ............................................................................... 2 Typical Performance Characteristics ........................................... 14 Specifications..................................................................................... 3 Test Circuits..................................................................................... 19 ±15 V Dual Supply ....................................................................... 3 Outline Dimensions ....................................................................... 22 ±20 V Dual Supply ....................................................................... 5 Ordering Guide .......................................................................... 22 REVISION HISTORY 10/2017—Rev. A to Rev. B Changes to Drain Leakage Current, ID, With Overvoltage Parameter, Table 1............................................................................. 3 Changes to Drain Leakage Current, ID, With Overvoltage Parameter, Table 3............................................................................. 7 Changes to Drain Leakage Current, ID, With Overvoltage Parameter, Table 4............................................................................. 9 8/2015—Rev. 0 to Rev. A Changes to Features Section............................................................ 1 Added Enhanced Product Features Section.................................. 1 7/2015—Revision 0: Initial Version Rev. B | Page 2 of 22 Enhanced Product ADG5412F-EP SPECIFICATIONS ±15 V DUAL SUPPLY VDD = 15 V ± 10%, VSS = −15 V ± 10%, GND = 0 V, CDECOUPLING = 0.1 µF, unless otherwise noted. Table 1. Parameter ANALOG SWITCH Analog Signal Range On Resistance, RON On-Resistance Match Between Channels, ∆RON On-Resistance Flatness, RFLAT(ON) Threshold Voltage, VT LEAKAGE CURRENTS Source Off Leakage, IS (Off ) Drain Off Leakage, ID (Off ) Channel On Leakage, ID (On), IS (On) +25°C −40°C to +85°C VDD to VSS 10 11.2 9.5 10.7 0.05 0.5 0.05 0.35 0.6 0.9 0.1 0.4 0.7 ±0.1 ±1.5 ±0.1 ±1.5 ±0.3 ±1.5 14 16.5 13.5 16 0.6 0.7 0.5 0.5 1.1 1.1 0.5 0.5 ±5.0 ±18.0 ±2.0 ±4.5 nA typ nA max nA typ nA max nA typ nA max ±78 µA typ ±40 µA typ ±2.0 nA typ ±30 Power Supplies Grounded ±20 ±10 Power Supplies Floating ±30 ±10 ±50 ±10 ±65 nA max nA typ ±100 ±10 nA max µA typ 2.0 0.8 V min V max µA typ µA max pF typ V min V max ±0.7 ±1.2 Digital Input Capacitance, CIN Output Voltage High, VOH Output Voltage Low, VOL V Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max V typ ±21.0 Power Supplies Grounded or Floating DIGITAL INPUTS/OUTPUTS Input Voltage High, VINH Input Voltage Low, VINL Input Current, IINL or IINH Unit ±5.0 FAULT Source Leakage Current, IS With Overvoltage Drain Leakage Current, ID With Overvoltage −55°C to +125°C 5.0 2.0 0.8 Rev. B | Page 3 of 22 Test Conditions/Comments VDD = 13.5 V, VSS = −13.5 V, see Figure 30 VS = ±10 V, IS = −10 mA VS = ±9 V, IS = −10 mA VS = ±10 V, IS = −10 mA VS = ±9 V, IS = −10 mA VS = ±10 V, IS = −10 mA VS = ±9 V, IS = −10 mA See Figure 26 VDD = 16.5 V, VSS = −16.5 V VS = ±10 V, VD = ∓10 V, see Figure 31 VS = ±10 V, VD = ∓10 V, see Figure 31 VS = VD = ±10 V, see Figure 32 VDD = 16.5 V, VSS = 16.5 V, GND = 0 V, VS = ±55 V, see Figure 35 VDD = 0 V or floating, VSS = 0 V or floating, GND = 0 V, INx = 0 V or floating, VS = ±55 V, see Figure 36 VDD = 16.5 V, VSS = 16.5 V, GND = 0 V, VS = ±55 V, see Figure 35 VDD = 0 V, VSS = 0 V, GND = 0 V, VS = ±55 V, INx = 0 V, see Figure 36 VDD = floating, VSS = floating, GND = 0 V, VS = ±55 V, INx = 0 V, see Figure 36 VIN = VGND or VDD ADG5412F-EP Parameter DYNAMIC CHARACTERISTICS 1 tON tOFF Overvoltage Response Time, tRESPONSE Overvoltage Recovery Time, tRECOVERY Interrupt Flag Response Time, tDIGRESP Interrupt Flag Recovery Time, tDIGREC Charge Injection, QINJ Off Isolation Channel-to-Channel Crosstalk Total Harmonic Distortion Plus Noise, THD + N −3 dB Bandwidth Insertion Loss CS (Off ) CD (Off ) CD (On), CS (On) POWER REQUIREMENTS Normal Mode IDD IGND ISS Fault Mode IDD IGND ISS VDD/VSS 1 Enhanced Product +25°C 400 495 410 510 460 585 720 930 85 60 600 680 −70 −90 0.0015 −40°C to +85°C −55°C to +125°C 525 550 545 555 185 615 630 1050 1100 115 85 270 −0.72 13 12 24 0.9 1.2 0.4 0.55 0.5 0.65 Unit Test Conditions/Comments ns typ ns max ns typ ns max ns min ns typ ns max ns typ ns max ns typ µs typ ns typ pC typ dB typ dB typ % typ RL = 300 Ω, CL = 35 pF VS = 10 V, see Figure 44 RL = 300 Ω, CL = 35 pF VS = 10 V, see Figure 44 VS1 = VS2 = 10 V, see Figure 44 RL = 1 kΩ, CL = 2 pF, see Figure 39 MHz typ dB typ pF typ pF typ pF typ 1.3 0.6 0.7 RL = 1 kΩ, CL = 2 pF, see Figure 40 CL = 10 pF, see Figure 41 CL = 10 pF, see Figure 42 CL = 10 pF, RPULLUP = 1 kΩ, see Figure 43 VS = 0 V, RS = 0 Ω, CL = 1 nF, see Figure 45 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 33 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 34 RL = 10 kΩ, VS = 15 V p-p, f = 20 Hz to 20 kHz, see Figure 38 RL = 50 Ω, CL = 5 pF, see Figure 37 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 37 VS = 0 V, f = 1 MHz VS = 0 V, f = 1 MHz VS = 0 V, f = 1 MHz VDD = 16.5 V, VSS = −16.5 V, GND = 0 V, digital inputs = 0 V, 5 V, or VDD mA typ mA max mA typ mA max mA typ mA max VS = ±55 V 1.2 1.6 0.8 1.0 0.5 1.0 1.8 1.1 1.8 ±5 ±22 Guaranteed by design; not subject to production test. Rev. B | Page 4 of 22 mA typ mA max mA typ mA max mA typ mA max V min V max GND = 0 V GND = 0 V Enhanced Product ADG5412F-EP ±20 V DUAL SUPPLY VDD = 20 V ± 10%, VSS = −20 V ± 10%, GND = 0 V, CDECOUPLING = 0.1 µF, unless otherwise noted. Table 2. Parameter ANALOG SWITCH Analog Signal Range On Resistance, RON On-Resistance Match Between Channels, ∆RON On-Resistance Flatness, RFLAT(ON) Threshold Voltage, VT LEAKAGE CURRENTS Source Off Leakage, IS (Off ) Drain Off Leakage, ID (Off ) Channel On Leakage, ID (On), IS (On) +25°C −40°C to +85°C VDD to VSS 10 11.5 9.5 11 0.05 0.35 0.05 0.35 1.0 1.4 0.1 0.4 0.7 ±0.1 ±1.5 ±0.1 ±1.5 ±0.3 ±1.5 14.5 16.5 14 16.5 0.5 0.5 0.5 0.5 1.5 1.5 0.5 0.5 ±21.0 ±5.0 ±18.0 ±2.0 ±4.5 ±78 µA typ ±40 µA typ ±5.0 nA typ ±1.0 ±10 ±1.0 Power Supplies Grounded Power Supplies Floating ±30 ±10 ±50 ±10 ±1.0 µA max nA typ ±100 ±10 nA max µA typ 2.0 0.8 V min V max µA typ µA max pF typ V min V max 0.7 1.2 Digital Input Capacitance, CIN Output Voltage High, VOH Output Voltage Low, VOL V Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max V typ ±5.0 Power Supplies Grounded or Floating DIGITAL INPUTS Input Voltage High, VINH Input Voltage Low, VINL Input Current, IINL or IINH Unit nA typ nA max nA typ nA max nA typ nA max FAULT Source Leakage Current, IS With Overvoltage Drain Leakage Current, ID With Overvoltage −55°C to +125°C 5.0 2.0 0.8 Rev. B | Page 5 of 22 Test Conditions/Comments VDD = 18 V, VSS = −18 V, see Figure 30 VS = ±15 V, IS = −10 mA VS = ±13.5 V, IS = −10 mA VS = ±15 V, IS = −10 mA VS = ±13.5 V, IS = −10 mA VS = ±15 V, IS = −10 mA VS = ±13.5 V, IS = −10 mA See Figure 26 VDD = 22 V, VSS = −22 V VS = ±15 V, VD = ∓15 V, see Figure 31 VS = ±15 V, VD = ∓15 V, see Figure 31 VS = VD = ±15 V, see Figure 32 VDD = 22 V, VSS = −22 V, GND = 0 V, VS = ±55 V, see Figure 35 VDD = 0 V or floating, VSS = 0 V or floating, GND = 0 V, INx = 0 V or floating, VS = ±55 V, see Figure 36 VDD = +22 V, VSS = −22 V, GND = 0 V, VS = ±55 V, see Figure 35 VDD = 0 V, VSS = 0 V, GND = 0 V, VS = ±55 V, INx = 0 V, see Figure 36 VDD = floating, VSS = floating, GND = 0 V, VS = ±55 V, INx = 0 V, see Figure 36 VIN = VGND or VDD ADG5412F-EP Parameter DYNAMIC CHARACTERISTICS 1 tON tOFF Overvoltage Response Time, tRESPONSE +25°C 400 500 415 515 −40°C to +85°C −55°C to +125°C 530 555 550 565 200 500 515 1400 1700 115 85 Unit Test Conditions/Comments ns typ ns max ns typ ns max ns min ns typ ns max ns typ ns max ns typ µs typ ns typ pC typ dB typ RL = 300 Ω, CL = 35 pF VS = 10 V, see Figure 44 RL = 300 Ω, CL = 35 pF VS = 10 V, see Figure 44 VS1 = VS2 = 10 V, see Figure 44 RL = 1 kΩ, CL = 2 pF, see Figure 39 Charge Injection, QINJ Off Isolation 370 480 840 1200 85 60 600 640 −70 Channel-to-Channel Crosstalk −90 dB typ Total Harmonic Distortion Plus Noise, THD + N 0.001 % typ −3 dB Bandwidth Insertion Loss 270 −0.73 MHz typ dB typ 12 11 23 pF typ pF typ pF typ Overvoltage Recovery Time, tRECOVERY Interrupt Flag Response Time, tDIGRESP Interrupt Flag Recovery Time, tDIGREC CS (Off ) CD (Off ) CD (On), CS (On) POWER REQUIREMENTS Normal Mode IDD IGND ISS Fault Mode IDD IGND ISS VDD/VSS 1 Enhanced Product 0.9 1.2 0.4 0.55 0.5 0.65 1.3 0.6 0.7 RL = 1 kΩ, CL = 2 pF, see Figure 40 CL = 10 pF, see Figure 41 CL = 10 pF, see Figure 42 CL = 10 pF, RPULLUP = 1 kΩ, see Figure 43 VS = 0 V, RS = 0 Ω, CL = 1 nF, see Figure 45 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 33 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 34 RL = 10 kΩ, VS = 20 V p-p, f = 20 Hz to 20 kHz, see Figure 38 RL = 50 Ω, CL = 5 pF, see Figure 37 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 37 VS = 0 V, f = 1 MHz VS = 0 V, f = 1 MHz VS = 0 V, f = 1 MHz VDD = 22 V, VSS = −22 V, digital inputs = 0 V, 5 V, or VDD mA typ mA max mA typ mA max mA typ mA max VS = ±55 V 1.2 1.6 0.8 1.0 0.5 1.0 1.8 1.1 1.8 ±5 ±22 Guaranteed by design; not subject to production test. Rev. B | Page 6 of 22 mA typ mA max mA typ mA max mA typ mA max V min V max GND = 0 V GND = 0 V Enhanced Product ADG5412F-EP 12 V SINGLE SUPPLY VDD = 12 V ± 10%, VSS = 0 V, GND = 0 V, CDECOUPLING = 0.1 µF, unless otherwise noted. Table 3. Parameter ANALOG SWITCH Analog Signal Range On Resistance, RON On-Resistance Match Between Channels, ∆RON On-Resistance Flatness, RFLAT(ON) Threshold Voltage, VT LEAKAGE CURRENTS Source Off Leakage, IS (Off ) Drain Off Leakage, ID (Off ) Channel On Leakage, ID (On), IS (On) +25°C −40°C to +85°C 0 V to VDD 22 24.5 10 11.2 0.05 0.5 0.05 0.5 12.5 14.5 0.6 0.9 0.7 31 37 14 16.5 0.6 0.7 0.6 0.7 19 23 1.1 1.3 ±0.1 ±5.0 ±1.5 ±0.3 ±1.5 ±5.0 ±18.0 ±2.0 ±4.5 nA max nA typ nA max ±78 µA typ ±40 µA typ ±21.0 ±2.0 nA max nA typ nA typ ±20 ±10 ±30 Power Supplies Grounded Power Supplies Floating ±30 ±10 ±50 ±10 ±65 nA max nA typ ±100 ±10 nA max µA typ 2.0 0.8 V min V max µA typ µA max pF typ V min V max 0.7 1.2 Digital Input Capacitance, CIN Output Voltage High, VOH Output Voltage Low, VOL V Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max V typ ±1.5 ±0.1 Power Supplies Grounded or Floating DIGITAL INPUTS Input Voltage High, VINH Input Voltage Low, VINL Input Current, IINL or IINH Unit nA typ FAULT Source Leakage Current, IS With Overvoltage Drain Leakage Current, ID With Overvoltage −55°C to +125°C 5.0 2.0 0.8 Rev. B | Page 7 of 22 Test Conditions/Comments VDD = 10.8 V, VSS = 0 V, see Figure 30 VS = 0 V to 10 V, IS = −10 mA VS = 3.5 V to 8.5 V, IS = −10 mA VS = 0 V to 10 V, IS = −10 mA VS = 3.5 V to 8.5 V, IS = −10 mA VS = 0 V to 10 V, IS = −10 mA VS = 3.5 V to 8.5 V, IS = −10 mA See Figure 26 VDD = 13.2 V, VSS = 0 V VS = 1 V/10 V, VD = 10 V/1 V, see Figure 31 VS = 1 V/10 V, VD = 10 V/1 V, see Figure 31 VS = VD = 1 V/10 V, see Figure 32 VDD = 13.2 V, VSS = 0 V, GND = 0 V, VS = ±55 V, see Figure 35 VDD = 0 V or floating, VSS = 0 V or floating, GND = 0 V, INx = 0 V or floating, VS = ±55 V, see Figure 36 VDD = 13.2 V, VSS = 0 V or floating, GND = 0 V, VS = ±55 V, see Figure 35 VDD = 0 V, VSS = 0 V, GND = 0 V, VS = ±55 V, INx = 0 V, see Figure 36 VDD = floating, VSS = floating, GND = 0 V, VS = ±55 V, INx = 0 V, see Figure 36 VIN = VGND or VDD ADG5412F-EP Parameter DYNAMIC CHARACTERISTICS 1 tON tOFF Overvoltage Response Time, tRESPONSE Overvoltage Recovery Time, tRECOVERY Interrupt Flag Response Time, tDIGRESP Interrupt Flag Recovery Time, tDIGREC +25°C 400 485 375 460 560 660 640 800 85 60 600 −40°C to +85°C −55°C to +125°C 515 540 495 520 170 700 720 865 960 115 85 Unit Test Conditions/Comments ns typ ns max ns typ ns max ns min ns typ ns max ns typ ns max ns typ µs typ ns typ RL = 300 Ω, CL = 35 pF VS = 8 V, see Figure 44 RL = 300 Ω, CL = 35 pF VS = 8 V, see Figure 44 VS1 = VS2 = 8 V, see Figure 44 RL = 1 kΩ, CL = 2 pF, see Figure 39 Charge Injection, QINJ 340 pC typ Off Isolation −65 dB typ Channel-to-Channel Crosstalk −90 dB typ Total Harmonic Distortion Plus Noise, THD + N 0.007 % typ −3 dB Bandwidth Insertion Loss 270 −0.74 MHz typ dB typ 16 15 25 pF typ pF typ pF typ CS (Off ) CD (Off ) CD (On), CS (On) POWER REQUIREMENTS Normal Mode IDD IGND ISS Fault Mode IDD IGND ISS VDD 1 Enhanced Product 0.9 1.2 0.4 0.55 0.5 0.65 1.3 0.6 0.7 RL = 1 kΩ, CL = 2 pF, see Figure 40 CL = 10 pF, see Figure 41 CL = 10 pF, see Figure 42 CL = 10 pF, RPULLUP = 1 kΩ, see Figure 43 VS = 6 V, RS = 0 Ω, CL = 1 nF, see Figure 45 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 33 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 34 RL = 10 kΩ, VS = 6 V p-p, f = 20 Hz to 20 kHz, see Figure 38 RL = 50 Ω, CL = 5 pF, see Figure 37 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 37 VS = 6 V, f = 1 MHz VS = 6 V, f = 1 MHz VS = 6 V, f = 1 MHz VDD = 13.2 V, VSS = 0 V, digital inputs = 0 V, 5 V, or VDD mA typ mA max mA typ mA max mA typ mA max VS = ±55 V 1.2 1.6 0.8 1.0 0.5 1.0 1.8 1.1 1.8 8 44 Guaranteed by design; not subject to production test. Rev. B | Page 8 of 22 mA typ mA max mA typ mA max mA typ mA max V min V max Digital inputs = 5 V VS = ±55 V, VD = 0 V GND = 0 V GND = 0 V Enhanced Product ADG5412F-EP 36 V SINGLE SUPPLY VDD = 36 V ± 10%, VSS = 0 V, GND = 0 V, CDECOUPLING = 0.1 µF, unless otherwise noted. Table 4. Parameter ANALOG SWITCH Analog Signal Range On Resistance, RON On-Resistance Match Between Channels, ∆RON On-Resistance Flatness, RFLAT(ON) Threshold Voltage, VT LEAKAGE CURRENTS Source Off Leakage, IS (Off ) Drain Off Leakage, ID (Off ) Channel On Leakage, ID (On), IS (On) +25°C −40°C to +85°C 0 V to VDD 22 24.5 10 11 0.05 0.5 0.05 0.35 12.5 14.5 0.1 0.4 0.7 ±0.1 ±1.5 ±0.1 ±1.5 ±0.3 ±1.5 31 37 14 16.5 0.6 0.7 0.5 0.5 19 23 0.5 0.5 ±5.0 ±18.0 ±2.0 ±4.5 nA typ nA max nA typ nA max nA typ nA max ±78 µA typ ±40 µA typ ±2.0 nA typ ±20 ±10 ±30 Power Supplies Grounded Power Supplies Floating ±30 ±10 ±50 ±10 ±65 nA max nA typ ±100 ±10 nA max µA typ 2.0 0.8 V min V max µA typ µA max pF typ V min V max 0.7 1.2 Digital Input Capacitance, CIN Output Voltage High, VOH Output Voltage Low, VOL V Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max Ω typ Ω max V typ ±21.0 Power Supplies Grounded or Floating DIGITAL INPUTS Input Voltage High, VINH Input Voltage Low, VINL Input Current, IINL or IINH Unit ±5.0 FAULT Source Leakage Current, IS With Overvoltage Drain Leakage Current, ID With Overvoltage −55°C to +125°C 5.0 2.0 0.8 Rev. B | Page 9 of 22 Test Conditions/Comments VDD = 32.4 V, VSS = 0 V, see Figure 30 VS = 0 V to 30 V, IS = −10 mA VS = 4.5 V to 28 V, IS = −10 mA VS = 0 V to 30 V, IS = −10 mA VS = 4.5 V to 28 V, IS = −10 mA VS = 0 V to 30 V, IS = −10 mA VS = 4.5 V to 28 V, IS = −10 mA See Figure 26 VDD =39.6 V, VSS = 0 V VS = 1 V/30 V, VD = 30 V/1 V, see Figure 31 VS = 1 V/30 V, VD = 30 V/1 V, see Figure 31 VS = VD = 1 V/30 V, see Figure 32 VDD = 39.6 V, VSS = 0 V, GND = 0 V, VS = +55 V, −40 V, see Figure 35 VDD = 0 V or floating, VSS = 0 V or floating, GND = 0 V, INx = 0 V or floating, VS = +55 V, −40 V, see Figure 36 VDD = 39.6 V, VSS = 0 V or floating, GND = 0 V, VS = +55 V, −40 V, see Figure 35 VDD = 0 V, VSS = 0 V, GND = 0 V, VS = +55 V, −40 V, INx = 0 V, see Figure 36 VDD = floating, VSS = floating, GND = 0 V, VS = +55 V, −40 V, INx = 0 V, see Figure 36 VIN = VGND or VDD ADG5412F-EP Parameter DYNAMIC CHARACTERISTICS 1 tON tOFF Overvoltage Response Time, tRESPONSE +25°C 400 490 375 460 −40°C to +85°C −55°C to +125°C 520 545 485 510 195 360 375 2300 2700 115 85 Unit Test Conditions/Comments ns typ ns max ns typ ns max ns min ns typ ns max ns typ ns max ns typ µs typ ns typ pC typ RL = 300 Ω, CL = 35 pF VS = 18 V, see Figure 44 RL = 300 Ω, CL = 35 pF VS = 18 V, see Figure 44 VS1 = VS2 = 18 V, see Figure 44 RL = 1 kΩ, CL = 2 pF, see Figure 39 Charge Injection, QINJ 250 350 1500 2000 85 60 600 610 Off Isolation −70 dB typ Channel-to-Channel Crosstalk −90 dB typ Total Harmonic Distortion Plus Noise, THD + N 0.001 % typ −3 dB Bandwidth Insertion Loss 270 −0.75 MHz typ dB typ 12 11 23 pF typ pF typ pF typ Overvoltage Recovery Time, tRECOVERY Interrupt Flag Response Time, tDIGRESP Interrupt Flag Recovery Time, tDIGREC CS (Off ) CD (Off ) CD (On), CS (On) POWER REQUIREMENTS Normal Mode IDD IGND ISS Fault Mode IDD IGND ISS VDD 1 Enhanced Product 0.9 1.2 0.4 0.55 0.5 0.65 1.3 0.6 0.7 RL = 1 kΩ, CL = 2 pF, see Figure 40 CL = 10 pF, see Figure 41 CL = 10 pF, see Figure 42 CL = 10 pF, RPULLUP = 1 kΩ, see Figure 43 VS = 18 V, RS = 0 Ω, CL = 1 nF, see Figure 45 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 33 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 34 RL = 10 kΩ, VS = 18 V p-p, f = 20 Hz to 20 kHz, see Figure 38 RL = 50 Ω, CL = 5 pF, see Figure 37 RL = 50 Ω, CL = 5 pF, f = 1 MHz, see Figure 37 VS = 18 V, f = 1 MHz VS = 18 V, f = 1 MHz VS = 18 V, f = 1 MHz VDD = 39.6 V, VSS = 0 V, digital inputs = 0 V, 5 V, or VDD mA typ mA max mA typ mA max mA typ mA max VS = +55 V, −40 V 1.2 1.6 0.8 1.0 0.5 1.0 1.8 1.1 1.8 8 44 Guaranteed by design; not subject to production test. Rev. B | Page 10 of 22 mA typ mA max mA typ mA max mA typ mA max V min V max GND = 0 V GND = 0 V Enhanced Product ADG5412F-EP CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx Table 5. Parameter 16-LEAD TSSOP θJA = 112.6°C/W 25°C 85°C 125°C Unit Test Conditions/Comments 83 64 59 48 39 29 mA max mA max VS = VSS + 4.5 V to VDD − 4.5 V VS = VSS to VDD Rev. B | Page 11 of 22 ADG5412F-EP Enhanced Product ABSOLUTE MAXIMUM RATINGS TA = 25°C, unless otherwise noted. Table 6. Parameter VDD to VSS VDD to GND VSS to GND Sx Pins to GND Sx to VDD or VSS VS to VD Dx Pins1 Digital Inputs Peak Current, Sx or Dx Pins Continuous Current, Sx or Dx Pins Digital Output Operating Temperature Range Storage Temperature Range Junction Temperature Thermal Impedance, θJA 16-Lead TSSOP, θJA Thermal Impedance (4-Layer Board) Reflow Soldering Peak Temperature, Pb Free ESD (HBM: ANSI/ESD STM5.1-2007) Input/Output Port to Supplies Input/Output Port to Input/Output Port All Other Pins 1 2 Rating 48 V −0.3 V to +48 V −48 V to +0.3 V −55 V to +55 V 80 V 80 V VSS − 0.7 V to VDD + 0.7 V or 30 mA, whichever occurs first GND − 0.3 V to +48 V 288 mA (pulsed at 1 ms, 10% duty cycle maximum) Data2 + 15% GND − 0.3 V to 6 V or 30 mA, whichever occurs first −55°C to +125°C −65°C to +150°C 150°C Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Only one absolute maximum rating can be applied at any one time. ESD CAUTION 112.6°C/W As per JEDEC J-STD-020 5.5 kV 5.5 kV 5.5 kV Overvoltages at the Dx pins are clamped by internal diodes. Limit current to the maximum ratings given. See Table 5. Rev. B | Page 12 of 22 Enhanced Product ADG5412F-EP PIN CONFIGURATION AND FUNCTION DESCRIPTIONS IN1 1 16 IN2 D1 2 15 D2 14 S2 ADG5412F-EP 13 VDD 4 GND 5 S4 6 11 S3 D4 7 10 D3 IN4 8 TOP VIEW (Not to Scale) 12 FF 9 IN3 12705-002 S1 3 VSS Figure 2. Pin Configuration Table 7. Pin Function Descriptions Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 Mnemonic IN1 D1 S1 VSS GND S4 D4 IN4 IN3 D3 S3 FF 13 14 15 16 VDD S2 D2 IN2 Description Logic Control Input. Drain Terminal. This pin can be an input or an output. Overvoltage Protected Source Terminal. This pin can be an input or an output. Most Negative Power Supply Potential. Ground (0 V) Reference. Overvoltage Protected Source Terminal. This pin can be an input or an output. Drain Terminal. This pin can be an input or an output. Logic Control Input. Logic Control Input. Drain Terminal. This pin can be an input or an output. Overvoltage Protected Source Terminal. This pin can be an input or an output. Fault Flag Digital Output. This pin has a high output when the device is in normal operation or a low output when a fault condition occurs on any of the Sx inputs. Most Positive Power Supply Potential. Overvoltage Protected Source Terminal. This pin can be an input or an output. Drain Terminal. This pin can be an input or an output. Logic Control Input. Table 8. ADG5412F-EP Truth Table INx 1 0 Switch Condition (S1 to S4) On Off Rev. B | Page 13 of 22 ADG5412F-EP Enhanced Product TYPICAL PERFORMANCE CHARACTERISTICS 30 VDD = +13.5V VSS = –13.5V 10 20 +125°C 15 +85°C 10 VDD = +15V VSS = –15V 5 25 +25°C –40°C 5 –20 –15 –10 –5 0 5 10 15 20 25 VS, VD (V) –55°C 0 –15 12705-004 0 –25 –12 –9 –6 –3 0 3 6 9 Figure 3. RON as a Function of VS, VD (Dual Supply) 40 TA = 25°C VDD = +20V VSS = –20V 35 30 ON RESISTANCE (Ω) ON RESISTANCE (Ω) VDD = 12V VSS = 0V VDD = 10.8V VSS = 0V 15 10 VDD = 13.2V VSS = 0V 5 25 20 +125°C 15 +85°C 10 +25°C –40°C 5 0 2 4 6 8 10 12 14 VS, VD (V) –55°C 0 –20 12705-005 0 –15 –10 –5 0 5 10 40 TA = 25°C VDD = 12V VSS = 0V 35 ON RESISTANCE (Ω) 30 VDD = 32.4V VSS = 0V 10 25 20 +125°C 15 +85°C 10 VDD = 39.6V VSS = 0V +25°C –40°C 5 0 0 5 10 15 20 25 30 35 VS, VD (V) 40 12705-006 ON RESISTANCE (Ω) VDD = 36V VSS = 0V 5 20 Figure 7. RON as a Function of VS, VD for Different Temperatures, ±20 V Dual Supply 25 15 15 VS, VD (V) Figure 4. RON as a Function of VS, VD (12 V Single Supply) 20 15 Figure 6. RON as a Function of VS, VD for Different Temperatures, ±15 V Dual Supply 25 20 12 VS, VD (V) 12705-007 15 VDD = +16.5V VSS = –16.5V ON RESISTANCE (Ω) ON RESISTANCE (Ω) VDD = +18V VSS = –18V VDD = +15V VSS = –15V 35 VDD = +20V VSS = –20V 20 40 TA = 25°C 12705-008 VDD = +22V VSS = –22V Figure 5. RON as a Function of VS, VD (36 V Single Supply) 0 –55°C 0 2 4 6 8 10 12 VS, VD (V) Figure 8. RON as a Function of VS, VD for Different Temperatures, 12 V Single Supply Rev. B | Page 14 of 22 12705-009 25 Enhanced Product ADG5412F-EP 40 1 VDD = 36V VSS = 0V 35 0 25 20 +125°C 15 +85°C 10 +25°C –40°C 5 –2 –3 –4 IS (OFF) + – IS (OFF) – + IS, ID (ON) + + –55°C 0 4 8 12 16 20 24 28 32 36 VS, VD (V) –5 12705-010 0 100 120 0 –1 –2 –3 –4 –5 IS (OFF) + – IS (OFF) – + IS, ID (ON) + + –7 0 20 40 60 80 –4 –6 –8 ID (OFF) + – ID (OFF) – + IS, ID (ON) – – 100 120 TEMPERATURE (°C) –10 12705-011 –6 VDD = 36V VSS = 0V VBIAS = 1V/30V –2 IS (OFF) + – IS (OFF) – + IS, ID (ON) + + 0 20 40 ID (OFF) + – ID (OFF) – + IS, ID (ON) – – 60 80 100 120 TEMPERATURE (°C) 12705-014 LEAKAGE CURRENT (nA) 0 LEAKAGE CURRENT (nA) 80 Figure 12. Leakage Current vs. Temperature, 12 V Single Supply VDD = +15V VSS = –15V VBIAS = +10V/–10V 1 Figure 13. Leakage Current vs. Temperature, 36 V Single Supply Figure 10. Leakage Current vs. Temperature, ±15 V Dual Supply 5 2 0 VDD = +15V VSS = –15V 0 –2 LEAKAGE CURRENT (nA) VDD = +20V VSS = –20V VBIAS = +15V/–15V –4 –6 –5 –10 –15 –8 IS (OFF) + – IS (OFF) – + IS, ID (ON) + + 0 20 40 ID (OFF) + – ID (OFF) – + IS, ID (ON) – – 60 80 100 120 TEMPERATURE (°C) Figure 11. Leakage Current vs. Temperature, ±20 V Dual Supply –20 12705-012 LEAKAGE CURRENT (nA) 60 2 2 –10 40 TEMPERATURE (°C) Figure 9. RON as a Function of VS, VD for Different Temperatures, 36 V Single Supply –8 20 ID (OFF) + – ID (OFF) – + IS, ID (ON) – – VS = –30V VS = –55V VS = +30V VS = +55V 0 20 40 60 80 TEMPERATURE (°C) 100 120 12705-015 0 VDD = 12V VSS = 0V VBIAS = 1V/10V –1 12705-013 LEAKAGE CURRENT (nA) ON RESISTANCE (Ω) 30 Figure 14. Overvoltage Leakage Current vs. Temperature, ±15 V Dual Supply Rev. B | Page 15 of 22 ADG5412F-EP 0 VDD = +20V VSS = –20V OFF ISOLATION (dB) –20 –5 –10 –15 VS = –30V VS = –55V VS = +30V VS = +55V –20 –25 0 20 –40 –60 –80 –100 40 60 80 100 120 TEMPERATURE (°C) –120 1k 12705-016 LEAKAGE CURRENT (nA) 0 VDD = +15V VSS = –15V TA = 25°C 1M 10M 100M 1G Figure 18. Off Isolation vs. Frequency, ±15 V Dual Supply 0 VDD = 12V VSS = 0V 0 100k FREQUENCY (Hz) Figure 15. Overvoltage Leakage Current vs. Temperature, ±20 V Dual Supply 2 10k 12705-019 5 Enhanced Product VDD = +15V VSS = –15V TA = 25°C –20 CROSSTALK (dB) –4 –6 –8 –10 VS = –30V VS = –55V VS = +30V VS = +55V –14 0 20 –60 –80 –100 40 60 80 100 120 TEMPERATURE (°C) –120 10k 100M 1G TA = 25°C 700 600 CHARGE INJECTION (pC) –4 –6 –8 –10 VS = –38V VS = –40V VS = +38V VS = +55V –12 0 20 VDD = 36V VSS = 0V 500 400 300 VDD = 12V VSS = 0V 200 100 0 40 60 80 TEMPERATURE (°C) 100 120 12705-018 LEAKAGE CURRENT (nA) 800 –2 –14 10M Figure 19. Crosstalk vs. Frequency, ±15 V Dual Supply VDD = 36V VSS = 0V 0 1M FREQUENCY (Hz) Figure 16. Overvoltage Leakage Current vs. Temperature, 12 V Single Supply 2 100k Figure 17. Overvoltage Leakage Current vs. Temperature, 36 V Single Supply Rev. B | Page 16 of 22 –100 0 5 10 15 20 25 30 35 40 VS (V) Figure 20. Charge Injection vs. Source Voltage (VS), Single Supply 12705-021 –16 –40 12705-020 –12 12705-017 LEAKAGE CURRENT (nA) –2 Enhanced Product 800 ADG5412F-EP 0 TA = 25°C 600 –1.0 –1.5 500 400 VDD = +15V VSS = –15V 300 200 100 –2.0 –2.5 –3.0 –3.5 –4.0 0 –10 –5 0 5 10 15 20 VS (V) –5.0 10k 12705-022 –15 100M 1G 480 460 440 –40 420 –80 400 tON (12V) tON (36V) tON (±15V) tON (±20V) tOFF (12V) tOFF (36V) tOFF (±15V) tOFF (±20V) 380 360 –120 340 100k 1M 10M 100M 1G FREQUENCY (Hz) 320 –55 12705-023 –140 10k 5 25 45 65 85 105 125 Figure 25. tON, tOFF Times vs. Temperature 0.9 THRESHOLD VOLTAGE, VT (V) LOAD = 10kΩ TA = 25°C 0.015 VDD = 12V, VSS = 0V, VS = 6V p-p 0.010 VDD = 15V, VSS = –15V, VS = 15V p-p 0.005 –15 TEMPERATURE (°C) Figure 22. ACPSRR vs. Frequency, ±15 V Dual Supply 0.020 –35 12705-026 TIME (ns) –60 –100 VDD = 20V, VSS = –20V, VS = 20V p-p 0.8 0.7 0.6 0 0 5000 10000 15000 FREQUENCY (Hz) 20000 Figure 23. THD + N vs. Frequency 0.5 –40 –20 0 20 40 60 80 100 TEMPERATURE (°C) Figure 26. Threshold Voltage (VT) vs. Temperature Rev. B | Page 17 of 22 120 12705-027 VDD = 36V, VSS = 0V, VS = 18V p-p 12705-024 THD + N (%) 10M Figure 24. Bandwidth vs. Frequency, ±15 V Dual Supply VDD = +15V VSS = –15V TA = 25°C WITH DECOUPLING CAPACITORS –20 1M FREQUENCY (Hz) Figure 21. Charge Injection vs. Source Voltage (VS), Dual Supply 0 100k 12705-025 –4.5 –100 –20 ACPSRR (dB) VDD = +15V VSS = –15V TA = 25°C –0.5 VDD = +20V VSS = –20V BANDWIDTH (dB) CHARGE INJECTION (pC) 700 ADG5412F-EP Enhanced Product 24 TA = 25°C VDD = +10V VSS = –10V T SOURCE SIGNAL VOLTAGE (V p-p) 20 VDD DRAIN CH2 5.00V M400ns A CH2 T –10.00ns 10.1V 0 DRAIN VSS –14.7V 12705-029 SOURCE M400ns A CH2 T –10.00ns 10 Figure 29. Large Signal Voltage Tracking vs. Frequency 1 CH2 5.00V 1 FREQUENCY (MHz) Figure 27. Drain Output Response to Positive Overvoltage CH1 5.00V CH3 5.00V DISTORTIONLESS OPERATING REGION 8 4 12705-028 CH1 5.00V CH3 5.00V 12 Figure 28. Drain Output Response to Negative Overvoltage Rev. B | Page 18 of 22 100 12705-030 2 16 Enhanced Product ADG5412F-EP TEST CIRCUITS V VS Sx A IDS RON = V/IDS ID Dx A RL 10kΩ |VS| > |VDD| OR |VSS| 12705-034 IS Dx 12705-031 Sx Figure 35. Switch Overvoltage Leakage Figure 30. On Resistance VDD = VSS = GND = 0V Sx Dx IS A A VS 12705-032 VD NC = NO CONNECT ID (ON) 0.1µF A VD Figure 32. On Leakage VDD VDD VSS 0.1µF NETWORK ANALYZER Sx 50Ω VS VIN 0.1µF RL 50Ω GND NETWORK ANALYZER INSERTION LOSS = 20 log Sx 50Ω 50Ω VS Dx VIN RL 50Ω GND 0.1µF VOUT VS Figure 33. Off Isolation VDD VSS 0.1µF VDD VDD VSS VDD VSS VOUT WITH SWITCH VOUT WITHOUT SWITCH 0.1µF AUDIO PRECISION RS Sx INx VS V p-p Dx VIN 0.1µF VSS GND RL 10kΩ NETWORK ANALYZER S1 Dx RL 50Ω VOUT Figure 38. THD + N S2 CHANNEL-TO-CHANNEL CROSSTALK = 20 log VS VOUT VS 12705-045 GND VOUT Figure 37. Bandwidth VOUT OFF ISOLATION = 20 log RL 50Ω VSS Dx VSS INx VDD Figure 34. Channel-to-Channel Crosstalk Rev. B | Page 19 of 22 VOUT 12705-047 VSS RL 10kΩ INx 12705-044 VDD 0.1µF A Figure 36. Switch Unpowered Leakage 12705-033 Dx Sx ID Dx VS Figure 31. Off Leakage NC Sx 12705-046 A ID (OFF) 12705-035 IS (OFF) ADG5412F-EP Enhanced Product 0.1µF VDD + 0.5V SOURCE VOLTAGE (VS) VDD VSS VDD VSS S1 0.1µF 0V CL* 2pF ADG5412F-EP tRESPONSE VD D1 VS VDD – 0.9V RL 1kΩ S2 TO S4 OUTPUT (VD) 12705-036 GND 0V *INCLUDES TRACK CAPACITANCE Figure 39. Overvoltage Response Time, tRESPONSE 0.1µF VDD + 0.5V 0V VSS VDD VSS S1 0.1µF VD D1 CL* 2pF VS RL 1kΩ ADG5412F-EP tRECOVERY S2 TO S4 OUTPUT (VD) 1V 0V GND 12705-037 SOURCE VOLTAGE (VS) VDD *INCLUDES TRACK CAPACITANCE Figure 40. Overvoltage Recovery Time, tRECOVERY 0.1µF VDD + 0.5V SOURCE VOLTAGE (VS) VDD VSS VDD VSS S1 VS 0V 0.1µF D1 S2 TO S4 ADG5412F-EP tDIGRESP FF OUTPUT (VFF) GND 0.1VOUT *INCLUDES TRACK CAPACITANCE Figure 41. Interrupt Flag Response Time, tDIGRESP Rev. B | Page 20 of 22 12705-038 0V CL* 12pF Enhanced Product ADG5412F-EP 0.1µF VDD + 0.5V SOURCE VOLTAGE (VS) VDD VSS VDD VSS S1 0.1µF D1 VS S2 TO S4 0V ADG5412F-EP FF tDIGREC CL* 12pF 0.9VOUT OUTPUT (VFF) 0V 12705-039 GND *INCLUDES TRACK CAPACITANCE Figure 42. Interrupt Flag Recovery Time, tDIGREC 0.1µF VDD + 0.5V SOURCE VOLTAGE (VS) VDD VSS VDD VSS S1 VS 0V 0.1µF D1 S2 TO S4 5V RPULLUP 1kΩ ADG5412F-EP tDIGREC OUTPUT FF 5V GND 0V 12705-040 3V OUTPUT (VFF) CL* 12pF *INCLUDES TRACK CAPACITANCE Figure 43. Interrupt Flag Recovery Time, tDIGREC, with a 1 kΩ Pull-Up Resistor VSS VDD VSS Sx VS ADG5412F-EP 0.1µF VIN 50% 50% VOUT Dx CL 35pF RL 300Ω INx 90% VOUT 10% GND 12705-042 VDD 0.1µF tOFF tON Figure 44. Switching Times, tON and tOFF RS VS VSS VDD VSS Sx Dx 0.1µF ADG5412F-EP VOUT CL 1nF INx VIN VOUT GND OFF QINJ = CL × ΔVOUT ON ΔVOUT 12705-043 0.1µF VDD Figure 45. Charge Injection, QINJ Rev. B | Page 21 of 22 ADG5412F-EP Enhanced Product OUTLINE DIMENSIONS 5.10 5.00 4.90 16 9 4.50 4.40 4.30 6.40 BSC 1 8 PIN 1 1.20 MAX 0.15 0.05 0.30 0.19 0.65 BSC COPLANARITY 0.10 0.20 0.09 SEATING PLANE 8° 0° 0.75 0.60 0.45 COMPLIANT TO JEDEC STANDARDS MO-153-AB Figure 46. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters ORDERING GUIDE Model1 ADG5412FTRUZ-EP ADG5412FTRUZ-EP-R7 1 Temperature Range −55°C to +125°C −55°C to +125°C Package Description 16-Lead Thin Shrink Small Outline Package [TSSOP] 16-Lead Thin Shrink Small Outline Package [TSSOP] Z = RoHS Compliant Part. ©2015–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D12705-0-10/17(B) Rev. B | Page 22 of 22 Package Option RU-16 RU-16
ADG5412FTRUZ-EP-R7 价格&库存

很抱歉,暂时无法提供与“ADG5412FTRUZ-EP-R7”相匹配的价格&库存,您可以联系我们找货

免费人工找货