Very Low Quiescent Current,
150 mA, LDO Regulator
ADP165/ADP166
Data Sheet
TYPICAL APPLICATION CIRCUITS
ADP165/ADP166
VIN = 2.3V
VIN
2
GND
3
EN
VOUT 5
VOUT = 1.8V
1µF
ON
NC 4
NOTES
1. NC = NO CONNECT. NOT CONNECTED INTERNALLY.
12188-001
OFF
Figure 1. 5-Lead TSOT ADP165/ADP166 with Fixed Output Voltage, 1.8 V
ON
EN 4
OFF
3 GND
ADP165/
ADP166
NC 5
VIN = 2.3V
VIN 6
2 NC
1 VOUT
1µF
VOUT = 1.8V
1µF
NOTES
1. NC = NO CONNECT. NOT CONNECTED INTERNALLY.
Figure 2. 6-Lead, 2 mm × 2 mm LFCSP ADP165/ADP166 with Fixed Output
Voltage, 1.8 V
ADP165/ADP166
A
1µF
1
2
VIN
VOUT
VOUT = 1.8V
VIN = 2.3V
TOP VIEW
(Not to Scale)
ON
OFF
APPLICATIONS
1
1µF
12188-002
Very low quiescent current
IQ = 590 nA with 0 µA load
IQ = 890 nA with 1 µA load
Maintains very low quiescent current in dropout (pass
through mode)
IQ_DROP = 720 nA with 0 µA load
IQ_DROP = 1200 nA with 1 µA load
Stable with 1 µF ± 30% ceramic input and output capacitors
Maximum operating load current (ILOAD_MAX): 150 mA
Input voltage range: 2.2 V to 5.5 V
Low shutdown current: 50 nA typical
Low dropout voltage: 120 mV at 150 mA load
Initial output voltage accuracy: ±1%
Accuracy over line, load, and temperature: ±3.5%
7 fixed output voltage options: 1.2 V to 3.3 V
Adjustable output option can be set from 1.0 V to 4.2 V
PSRR: 72 dB at 100 Hz, VOUT = 1.2 V
Current-limit and thermal overload protection
Logic control enable
Integrated output discharge resistor
Three package options
5-lead TSOT package
6-lead, 2 mm × 2 mm LFCSP
4-ball, 0.5 mm pitch WLCSP
B
EN
GND
1µF
12188-003
FEATURES
Figure 3. 4-Ball WLCSP ADP165/ADP166 with Fixed Output Voltage, 1.8 V
Portable and battery-powered equipment
Post dc-to-dc regulation
Portable medical devices
Wireless sensor network (WSN) devices
GENERAL DESCRIPTION
The ADP165/ADP166 are very low quiescent current, low
dropout (LDO), linear regulators that operate from 2.2 V to 5.5 V
and provide up to 150 mA of output current. The low 120 mV
dropout voltage at a 150 mA load improves efficiency and allows
operation over a wide input voltage range.
The ADP165/ADP166 are specifically designed for stable operation
with a tiny 1 µF ± 30% ceramic input and output capacitors to
meet the requirements of high performance, space constrained
applications.
Rev. A
The ADP165/ADP166 are available in seven fixed output
voltage options, ranging from 1.2 V to 3.3 V, and an adjustable
output option. The ADP165 also includes a switched resistor to
discharge the output automatically when the LDO is disabled.
The ADP166 is identical to the ADP165, but it does not include
the output discharge function.
Short-circuit and thermal overload protection circuits prevent
damage in adverse conditions. The ADP165/ADP166 are
available in a tiny 5-lead TSOT, a 6-lead LFCSP, and a 4-ball,
0.5 mm pitch WLCSP package for the smallest footprint
solution to meet a variety of portable power applications.
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
©2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADP165/ADP166
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Theory of Operation ...................................................................... 13
Applications ....................................................................................... 1
Applications Information .............................................................. 15
Typical Application Circuits............................................................ 1
Capacitor Selection .................................................................... 15
General Description ......................................................................... 1
Enable Feature ............................................................................ 16
Revision History ............................................................................... 2
Undervoltage Lockout (UVLO) ............................................... 16
Specifications..................................................................................... 3
Current-Limit and Thermal Overload Protection ................. 16
Recommended Specifications: Input and Output Capacitors 4
Thermal Considerations............................................................ 17
Absolute Maximum Ratings............................................................ 5
PCB Layout Considerations ...................................................... 20
Thermal Data ................................................................................ 5
Light Sensitivity of WLCSPs ..................................................... 21
Thermal Resistance ...................................................................... 5
Outline Dimensions ....................................................................... 22
ESD Caution .................................................................................. 5
Ordering Guide .......................................................................... 23
Pin ConfigurationS and Function Descriptions ........................... 6
Typical Performance Characteristics ............................................. 9
REVISION HISTORY
11/14—Rev. 0 to Rev. A
Change to Features Section ............................................................. 1
Change to Theory of Operation Section ..................................... 13
9/14—Revision 0: Initial Version
Rev. A | Page 2 of 23
Data Sheet
ADP165/ADP166
SPECIFICATIONS
VIN = (VOUT + 0.5 V) or 2.2 V, whichever is greater, EN = VIN, IOUT = 10 mA, CIN = COUT = 1 µF, TA = 25°C, TJ = −40°C to +125°C for
minimum/maximum specifications, unless otherwise noted.
Table 1.
Parameter
INPUT VOLTAGE RANGE
OPERATING SUPPLY CURRENT
SUPPLY CURRENT IN DROPOUT
(PASS THROUGH MODE)
Symbol
VIN
IQ
IQ_DROP
SHUTDOWN CURRENT
IGND-SD
FIXED OUTPUT VOLTAGE ACCURACY
VOUT_ACCURACY
ADJ PIN VOLTAGE ACCURACY1
VADJ
REGULATION
Line Regulation
Load Regulation2
DROPOUT VOLTAGE3
∆VOUT/∆VIN
∆VOUT/∆IOUT
VDROPOUT
ADJ PIN INPUT BIAS CURRENT
ACTIVE PULL-DOWN RESITANCE
(ADP165)
START-UP TIME4
MAXIMUM OPERATING LOAD
CURRENT
CURRENT-LIMIT THRESHOLD5
THERMAL SHUTDOWN
Thermal Shutdown Threshold
Thermal Shutdown Hysteresis
EN INPUT
EN Input Logic High
EN Input Logic Low
EN Input Leakage Current
ADJI-BIAS
RPULL-DOWN
TSTART-UP
ILOAD_MAX
Test Conditions/Comments
TJ = −40°C to +125°C
IOUT = 0 µA, TA = 25°C
IOUT = 0 µA, TJ = −40°C to +125°C
IOUT = 1 µA, TA = 25°C
IOUT = 1 µA ,TJ = −40°C to +125°C
IOUT = 100 µA, TA = 25°C
IOUT = 100 µA, TJ = −40°C to +125°C
IOUT = 10 mA, TA = 25°C
IOUT = 150 mA , TA = 25°C
IOUT = 0 µA, VIN = VOUT − 0.2 V, TA = 25°C
IOUT = 0 µA, VIN = VOUT − 0.2 V, TJ = −40°C to +125°C
IOUT = 1 µA, VIN = VOUT − 0.2 V, TA = 25°C
IOUT = 1 µA, VIN = VOUT − 0.2 V, TJ = −40°C to +125°C
EN = GND
EN = GND, TJ = −40°C to +125°C
IOUT = 10 mA, TA = 25°C
0 µA < IOUT < 150 mA, VIN = (VOUT + 0.5 V) to 5.5 V,
TA = 25°C
0 µA < IOUT < 150 mA, VIN = (VOUT + 0.5 V) to 5.5 V,
TJ = −40°C to +125°C
IOUT = 10 mA
0 µA < IOUT < 150 mA, VIN = (VOUT + 0.5 V) to 5.5 V
0 µA < IOUT < 150 mA, VIN = (VOUT + 0.5 V) to 5.5 V,
TJ = −40°C to +125°C
VIN = (VOUT + 0.5 V) to 5.5 V, TJ = −40°C to +125°C
IOUT = 100 µA to 150 mA
VOUT = 3.3 V
IOUT = 10 mA
IOUT = 150 mA
2.2 V ≤ VIN ≤ 5.5 V, ADJ connected to VOUT
VOUT = 3.3 V, RLOAD = ∞
Min
2.2
590
890
2.6
11
42
720
TJ rising
VIH
VIL
VI-LEAKAGE
2.2 V ≤ VIN ≤ 5.5 V
2.2 V ≤ VIN ≤ 5.5 V
EN = VIN or GND
EN = VIN or GND, TJ = −40°C to +125°C
Unit
V
nA
µA
nA
µA
µA
µA
µA
µA
nA
2.7
2400
3.5
−1
−2
1
+1
+2
−3.5
+3.5
%
1.01
1.02
1.03
V
V
V
+0.1
0.01
%/V
%/mA
110
225
mV
mV
nA
Ω
50
0.99
0.98
0.97
1.0
−0.1
0.004
45
120
10
300
600
1100
150
215
TSSD
TSSD-HYS
Max
5.5
1250
2.4
1800
3.0
4.8
6.2
19
65
1600
µA
nA
µA
nA
µA
%
%
1200
VOUT = 3.3 V
ILIMIT
Typ
320
µs
mA
500
150
15
Rev. A | Page 3 of 23
mA
°C
°C
1.2
0.4
0.1
1
V
V
µA
µA
ADP165/ADP166
Data Sheet
Parameter
UNDERVOLTAGE LOCKOUT (UVLO)
Input Voltage Rising
Input Voltage Falling
Hysteresis
OUTPUT NOISE
Symbol
POWER SUPPLY REJECTION RATIO
PSRR
UVLORISE
UVLOFALL
UVLOHYS
OUTNOISE
Test Conditions/Comments
Min
Typ
Max
Unit
2.19
V
V
mV
µV rms
µV rms
µV rms
dB
dB
dB
dB
dB
dB
1.60
10 Hz to 100 kHz, VIN = 5 V, VOUT = 3.3 V
10 Hz to 100 kHz, VIN = 5 V, VOUT = 2.5 V
10 Hz to 100 kHz, VIN = 5 V, VOUT = 1.2 V
100 Hz, VIN = 5 V, VOUT = 3.3 V
100 Hz, VIN = 5 V, VOUT = 2.5 V
100 Hz, VIN = 5 V, VOUT = 1.2 V
1 kHz, VIN = 5 V, VOUT = 3.3 V
1 kHz, VIN = 5 V, VOUT = 2.5 V
1 kHz, VIN = 5 V, VOUT = 1.2 V
85
105
100
80
60
65
72
50
50
62
Accuracy when VOUT is connected directly to ADJ. When the VOUT voltage is set by the external feedback resistors, the absolute accuracy in adjust mode depends on
the tolerances of the resistors used.
2
Based on an endpoint calculation using 0 μA and 150 mA loads.
3
Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output
voltages above 2.2 V.
4
Start-up time is defined as the time between the rising edge of EN to VOUT being at 90% of its nominal value.
5
Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V
output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.
1
RECOMMENDED SPECIFICATIONS: INPUT AND OUTPUT CAPACITORS
Table 2.
Parameter
INPUT AND OUTPUT CAPACITOR
Minimum Input and Output Capacitance1
Capacitor Effective Series Resistance (ESR)
1
Symbol
Test Conditions/Comments
Min
Typ
CIN; COUT
RESR
CIN and COUT tolerance = ±30%, TA = −40°C to +125°C
TA = −40°C to +125°C
0.7
0.001
1
Max
Unit
0.2
µF
Ω
The minimum input and output capacitance must be greater than 0.7 µF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended;
however, Y5V and Z5U capacitors are not recommended for use with any LDO.
Rev. A | Page 4 of 23
Data Sheet
ADP165/ADP166
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
VIN to GND
VOUT to GND
EN to GND
ADJ to GND
NC to GND
Storage Temperature Range
Operating Junction Temperature Range
Operating Ambient Temperature Range
Soldering Conditions
Rating
−0.3 V to +6.5 V
−0.3 V to VIN
−0.3 V to VIN
−0.3 V to VIN
−0.3 V to VIN
−65°C to +150°C
−40°C to +125°C
−40°C to +125°C
JEDEC J-STD-020
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL DATA
Absolute maximum ratings only apply individually; they do not
apply in combination. The ADP165/ADP166 can be damaged
when the junction temperature limits are exceeded. Monitoring
ambient temperature does not guarantee that the junction
temperature (TJ) is within the specified temperature limits. In
applications with high power dissipation and poor thermal
resistance, the maximum ambient temperature may have to be
derated.
In applications with moderate power dissipation and low printed
circuit board (PCB) thermal resistance, the maximum ambient
temperature can exceed the maximum limit as long as the junction
temperature is within specification limits. TJ is dependent on
the ambient temperature (TA), the power dissipation of the
device (PD), and the junction-to-ambient thermal resistance of
the package (θJA).
Maximum TJ is calculated from TA and PD using the formula
TJ = TA + (PD × θJA)
Junction-to-ambient thermal resistance (θJA) of the package is
based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent on the
application and board layout. In applications where high maximum
power dissipation exists, close attention to thermal board design
is required. The value of θJA may vary, depending on PCB material,
layout, and environmental conditions. The specified values of
θJA are based on a 4-layer, 4 inches × 3 inches, circuit board. Refer
to JESD 51-7 and JESD 51-9 for detailed information on the
board construction.
ΨJB is the junction to board thermal characterization parameter
with units of °C/W. ΨJB of the package is based on modeling and
calculation using a 4-layer board. The JESD51-12, Guidelines for
Reporting and Using Electronic Package Thermal Information,
states that thermal characterization parameters are not the same
as thermal resistances. ΨJB measures the component power flowing
through multiple thermal paths rather than a single path as in
thermal resistance (θJB). Therefore, ΨJB thermal paths include
convection from the top of the package as well as radiation from
the package, factors that make ΨJB more useful in real-world
applications. Maximum TJ is calculated from the board
temperature (TB) and PD using the formula
TJ = TB + (PD × ΨJB)
Refer to JESD51-8 and JESD51-12 for more detailed information
about ΨJB.
THERMAL RESISTANCE
θJA and ΨJB are specified for worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Table 4. Thermal Resistance
Package Type
5-Lead TSOT
6-Lead LFCSP
4-Ball, 0.4 mm Pitch WLCSP
ESD CAUTION
Rev. A | Page 5 of 23
θJA
170
50.2
260
ΨJB
43
18.2
58
Unit
°C/W
°C/W
°C/W
ADP165/ADP166
Data Sheet
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
GND 2
ADP165/
ADP166
5
VOUT
4
NC
TOP VIEW
(Not to Scale)
EN 3
NOTES
1. NC = NO CONNECT. NOT CONNECTED INTERNALLY.
12188-004
VIN 1
Figure 4. 5-Lead TSOT, Fixed Output Pin Configuration
Table 5. Fixed Output, 5-Lead TSOT Pin Function Descriptions
Mnemonic
VIN
GND
EN
4
5
NC
VOUT
Description
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
Ground.
Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup,
connect EN to VIN.
No Connect. This pin is not connected internally.
Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
VIN 1
GND 2
EN 3
ADP165/
ADP166
TOP VIEW
(Not to Scale)
5
VOUT
4
ADJ
12188-005
Pin No.
1
2
3
Figure 5. 5-Lead TSOT, Adjustable Output Pin Configuration
Table 6. Adjustable Output, 5-Lead TSOT Pin Function Descriptions
Pin No.
1
2
3
Mnemonic
VIN
GND
EN
4
ADJ
5
VOUT
Description
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
Ground.
Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup,
connect EN to VIN.
Output Voltage Adjust Pin. Connect the midpoint of the voltage divider between VOUT and GND to this pin to set
the output voltage.
Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
Rev. A | Page 6 of 23
Data Sheet
ADP165/ADP166
6 VIN
NC 2
GND 3
ADP165/
ADP166
TOP VIEW
(Not to Scale)
5 NC
4 EN
NOTES
1. NC = NO CONNECT. NOT CONNECTED INTERNALLY.
2. THE EXPOSED PAD MUST BE CONNECTED TO
GROUND. THE EXPOSED PAD ENHANCES THE
THERMAL PERFORMANCE OF THE PACKAGE.
12188-006
VOUT 1
Figure 6. 6-Lead LFCSP, Fixed Output Pin Configuration
Table 7. Fixed Output, 6-Lead LFCSP Pin Function Descriptions
Mnemonic
VOUT
NC
GND
EN
5
6
NC
VIN
EPAD
Description
Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
No Connect. This pin is not connected internally.
Ground.
Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup,
connect EN to VIN.
No Connect. This pin is not connected internally. Connect this pin to GND or leave open.
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
Exposed Pad. The exposed pad must be connected to ground. The exposed pad enhances the thermal
performance of the package.
6 VIN
VOUT 1
ADJ 2
GND 3
ADP165/
ADP166
5 NC
TOP VIEW
(Not to Scale)
4 EN
NOTES
1. NC = NO CONNECT. NOT CONNECTED INTERNALLY.
2. THE EXPOSED PAD MUST BE CONNECTED TO
GROUND. THE EXPOSED PAD ENHANCES THE
THERMAL PERFORMANCE OF THE PACKAGE.
12188-007
Pin No.
1
2
3
4
Figure 7. 6-Lead LFCSP, Adjustable Output Pin Configuration
Table 8. Adjustable Output, 6-Lead LFCSP Pin Function Descriptions
Pin No.
1
2
Mnemonic
VOUT
ADJ
3
4
GND
EN
5
6
NC
VIN
EPAD
Description
Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
Output Voltage Adjust Pin. Connect the midpoint of the voltage divider between VOUT and GND to this pin to set
the output voltage.
Ground.
Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic startup,
connect EN to VIN.
No Connect. This pin is not connected internally.
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
Exposed Pad. The exposed pad must be connected to ground. The exposed pad enhances the thermal
performance of the package.
Rev. A | Page 7 of 23
ADP165/ADP166
Data Sheet
A
1
2
VIN
VOUT
ADP165/ADP166
EN
GND
TOP VIEW
(Not to Scale)
12188-008
B
Figure 8. 4-Ball WLCSP Pin Configuration
Table 9. 4-Ball WLCSP Pin Function Descriptions
Pin No.
A1
B1
Mnemonic
VIN
EN
A2
B2
VOUT
GND
Description
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
Enable Input. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. For automatic
startup, connect EN to VIN.
Regulated Output Voltage. Bypass VOUT to GND with a 1 µF or greater capacitor.
Ground.
Rev. A | Page 8 of 23
Data Sheet
ADP165/ADP166
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 3.8 V, VOUT = 3.3 V, IOUT = 1 mA, CIN = COUT = 1 µF, TA = 25°C, unless otherwise noted.
100
3.34
3.33
GROUND CURRENT (µA)
1µA
100µA
1mA
10mA
100mA
150mA
VOUT (V)
3.32
3.31
3.30
3.29
3.28
10
1
NO LOAD
1µA
100µA
1mA
10mA
100mA
150mA
3.27
3.26
–25
0
25
50
75
100
125
150
JUNCTION TEMPERATURE (°C)
0.1
–50
12188-109
3.25
–50
–25
0
25
50
75
100
125
150
JUNCTION TEMPERATURE (°C)
Figure 9. Output Voltage (VOUT) vs. Junction Temperature
12188-112
3.35
Figure 12. Ground Current vs. Junction Temperature
3.35
100
3.34
GROUND CURRENT (µA)
3.33
VOUT (V)
3.32
3.31
3.30
3.29
3.28
10
1
3.27
0.1
0.01
1
10
100
1000
ILOAD (mA)
0.1
0.001
12188-110
3.25
0.001
0.1
0.01
1
10
100
1000
ILOAD (mA)
Figure 10. Output Voltage (VOUT) vs. Load Current (ILOAD)
12188-113
3.26
Figure 13. Ground Current vs. Load Current (ILOAD)
3.33
100
3.32
3.29
3.28
3.27
3.26
1µA
100µA
1mA
10mA
100mA
150mA
3.25
3.24
3.23
3.7
3.9
4.1
4.3
4.5
4.7
4.9
5.1
5.3
VIN (V)
5.5
12188-111
VOUT (V)
3.30
Figure 11. Output Voltage (VOUT) vs. Input Voltage (VIN)
10
1
0.1
3.7
NO LOAD
1µA
100µA
1mA
3.9
4.1
10mA
100mA
150mA
4.3
4.5
4.7
4.9
5.1
5.3
VIN (V)
Figure 14. Ground Current vs. Input Voltage (VIN)
Rev. A | Page 9 of 23
5.5
12188-114
GROUND CURRENT (µA)
3.31
ADP165/ADP166
Data Sheet
0.45
140
VIN = 2.9V
VIN = 3.2V
VIN = 3.8V
VIN = 4.1V
VIN = 4.7V
VIN = 5.5V
0.35
0.30
0.25
0.20
0.15
100
80
60
40
0.10
–25
0
25
50
75
100
125
150
AMBIENT TEMPERATURE (°C)
0
3.1
12188-115
0
–50
0
VOUT = 2.0V
VOUT = 3.3V
–10
–20
0.21
PSRR (dB)
0.15
0.12
0.09
3.6
LOAD = 150mA
LOAD = 100mA
LOAD = 10mA
LOAD = 1mA
LOAD = 100µA
–40
–50
–60
–70
0.06
–80
0.03
0.1
1
ILOAD (A)
–100
10
12188-116
0.01
Figure 16. Dropout Voltage vs. Load Current (ILOAD)
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
12188-017
–90
0
0.001
3.25
3.5
–30
0.18
3.30
3.4
Figure 18. Ground Current vs. Input Voltage (VIN) in Dropout
0.27
3.35
3.3
VIN (V)
Figure 15. Shutdown Current vs. Ambient Temperature at Various Input
Voltages
0.24
3.2
12188-118
20
0.05
DROPOUT VOLTAGE (V)
1mA
5mA
10mA
50mA
100mA
150mA
120
GROUND CURRENT (µA)
SHUTDOWN CURRENT (µA)
0.40
Figure 19. Power Supply Rejection Ratio (PSRR) vs. Frequency, Various Load
Currents, VOUT = 1.2 V, VIN = 2.2 V
0
1µA
1mA
10mA
50mA
100mA
150mA
–10
–20
LOAD = 150mA
LOAD = 100mA
LOAD = 10mA
LOAD = 1mA
LOAD = 100µA
–30
PSRR (dB)
3.15
3.10
–40
–50
–60
–70
3.05
–80
3.00
3.15
3.20
3.25
3.30
3.35
3.40
3.45
3.50
3.55
3.60
VIN (V)
Figure 17. Output Voltage (VOUT) vs. Input Voltage (VIN) in Dropout
–100
10
100
1k
10k
100k
FREQUENCY (Hz)
1M
10M
12188-018
2.95
3.10
–90
12188-117
VOUT (V)
3.20
Figure 20. PSRR vs. Frequency, Various Load Currents , VOUT = 2.5 V, VIN = 3.5 V
Rev. A | Page 10 of 23
Data Sheet
–10
–20
–30
–40
–40
–50
–60
–60
–70
–70
–80
–80
–90
–90
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
Figure 21. PSRR vs. Frequency, Various Load Currents, VOUT = 3.3 V, VIN = 4.3 V
0
–10
–20
–30
–100
10
–10
–20
PSRR (dB)
–60
–80
–90
–100
10
10k
100k
1M
10M
FREQUENCY (Hz)
12188-020
–90
–100
10
0
1k
OUTPUT NOISE (µV rms)
–20
–30
–40
–50
–60
–70
10k
100k
FREQUENCY (Hz)
1M
10M
12188-051
LOAD = 150mA
LOAD = 100mA
LOAD = 10mA
LOAD = 1mA
LOAD = 100µA
100
1k
10k
100k
1M
10M
Figure 25. Adjustable ADP165/ADP166 PSRR vs. Frequency,
Various Load Currents, VOUT = 3.3 V, VIN = 4.3 V
–10
PSRR (dB)
LOAD = 150mA
LOAD = 100mA
LOAD = 10mA
LOAD = 1mA
LOAD = 100µA
FREQUENCY (Hz)
Figure 22. PSRR vs. Frequency, Various Load Currents, VIN − VOUT = 1 V
1k
10M
–60
–80
100
1M
–50
–70
–100
10
100k
–40
–70
–90
10k
–30
–50
–80
1k
Figure 24. PSRR vs. Frequency, Various Load Currents, VOUT = 3.3 V, VIN = 3.8 V
0
–40
1k
100
FREQUENCY (Hz)
LOAD = 3.3V/150mA
LOAD = 2.5V/150mA
LOAD = 1.2V/150mA
LOAD = 3.3V/1mA
LOAD = 2.5V/1mA
LOAD = 1.2V/1mA
100
LOAD = 150mA
LOAD = 100mA
LOAD = 10mA
LOAD = 1mA
LOAD = 100µA
12188-021
–100
10
PSRR (dB)
–50
12188-052
PSRR (dB)
–30
12188-019
PSRR (dB)
–20
0
LOAD = 150mA
LOAD = 100mA
LOAD = 10mA
LOAD = 1mA
LOAD = 100µA
Figure 23. PSRR vs. Frequency, Various Load Currents, VOUT = 2.5 V, VIN = 3.0 V
Rev. A | Page 11 of 23
VOUT = 3.3V
VOUT = 2.5V
VOUT = 1.2V
ADJ 3.3V
100
10
1
0.001
0.01
0.1
1
10
100
1000
LOAD CURRENT (mA)
Figure 26. Output Noise vs. Load Current and Output Voltage,
VIN = 5 V, COUT = 1 µF
12188-022
0
–10
ADP165/ADP166
ADP165/ADP166
Data Sheet
10
VOUT = 1.2V
VOUT = 3.3V
VOUT = 2.5V
T
OUTPUT NOISE (µV/ Hz)
VIN
1
VOUT
2
100
1k
10k
100k
FREQUENCY (Hz)
CH1 1V Ω
Figure 27. Output Noise Spectral Density, VIN = 5 V, ILOAD = 10 mA, COUT = 1 µF
CH2 20mV
M200µs
T 10.20%
A CH1
4.34V
12188-026
0.1
10
12188-023
1
Figure 30. Line Transient Response, VIN = 4 V to 5 V, CIN = COUT = 1 µF,
ILOAD = 150 mA, CH1 = VIN, CH2 = VOUT
T
T
LOAD CURRENT
VIN
1
2
VOUT
VOUT
2
M200µs
T 10.40%
A CH1
62mA
CH1 1V Ω
Figure 28. Load Transient Response, CIN = COUT = 1 µF, ILOAD = 1 mA to 150 mA,
200 ns Rise Time, CH1 = Load Current, CH2 = VOUT
T
1
CH2 5mV
M200µs
T 10.40%
A CH1
24mA
12188-025
VOUT
CH1 20mA Ω
M200µs
T 10.20%
A CH1
4.56V
Figure 31. Line Transient Response, VIN = 4 V to 5 V, CIN = 1 µF, COUT = 10 µF,
ILOAD = 150 mA, CH1 = VIN, CH2 = VOUT
LOAD CURRENT
2
CH2 20mV
12188-027
CH1 100mA Ω CH2 200mV
12188-024
1
Figure 29. Load Transient Response, CIN = COUT = 1 µF, ILOAD = 1 mA to 50 mA,
200 ns Rise Time, CH1 = Load Current, CH2 = VOUT
Rev. A | Page 12 of 23
Data Sheet
ADP165/ADP166
THEORY OF OPERATION
Using new innovative design techniques, the ADP165/ADP166
provide very low quiescent current and superior transient
performance for digital and RF applications. The ADP165/
ADP166 are also optimized for use with small 1 µF ceramic
capacitors.
VIN
VOUT
CURRENT-LIMIT,
UVLO, AND
THERMAL
PROTECTION
GND
EN
R3
R1
SHUTDOWN
R2
12188-029
REFERENCE
ADP165
Figure 32. Internal Block Diagram, Fixed Output with Output Discharge
Function
VIN
VOUT
CURRENT-LIMIT,
UVLO, AND
THERMAL
PROTECTION
GND
EN
R1
ADJ
SHUTDOWN
12188-031
REFERENCE
ADP165
Figure 33. Internal Block Diagram, Adjustable Output with Output Discharge
Function
VIN
EN
CURRENT-LIMIT,
UVLO, AND
THERMAL
PROTECTION
SHUTDOWN
REFERENCE
ADP166
R1
R2
VOUT
CURRENT-LIMIT,
UVLO, AND
THERMAL
PROTECTION
GND
EN
ADJ
SHUTDOWN
REFERENCE
ADP166
Figure 35. Internal Block Diagram, Adjustable Output Without Output
Discharge Function
Internally, the ADP165/ADP166 consist of a reference, an error
amplifier, a feedback voltage divider, and a PMOS pass transistor.
Output current is delivered via the PMOS pass device, which is
controlled by the error amplifier. The error amplifier compares the
reference voltage with the feedback voltage from the output and
amplifies the difference. If the feedback voltage is lower than the
reference voltage, the gate of the PMOS device is pulled lower,
allowing more current to pass and increasing the output voltage.
If the feedback voltage is higher than the reference voltage, the
gate of the PMOS device is pulled higher, allowing less current to
pass and decreasing the output voltage.
The adjustable ADP165/ADP166 have an output voltage range
of 1.0 V to 4.2 V. The output voltage is set by the ratio of two
external resistors, which are the same as the R1 and R2 resistors in
Figure 32 and Figure 34, but are connected through the ADJ pin.
The device servos the output to maintain the voltage at the ADJ pin
at 1.0 V referenced to ground. The current in R1 is then equal
to 1.0 V/R2, and the current in R1 is the current in R2 plus the
ADJ pin bias current. The ADJ pin bias current, 10 nA at 25°C,
flows through R1 into the ADJ pin.
Calculate the output voltage using the following equation:
VOUT = 1.0 V(1 + R1/R2) + (ADJI-BIAS)(R1)
The value of R1 must be less than 200 kΩ to minimize errors in the
output voltage caused by the ADJ pin bias current. For example,
when R1 and R2 each equal 200 kΩ, the output voltage is 2.0 V.
The output voltage error introduced by the ADJ pin bias current
is 2 mV or 0.05%, assuming a typical ADJ pin bias current of
10 nA at 25°C.
12188-200
GND
VOUT
VIN
12188-201
The ADP165/ADP166 are very low quiescent current, low dropout
linear regulators that operate from 2.2 V to 5.5 V and can provide
up to 150 mA of output current. Drawing only 590 nA (typical)
at no load and a low 42 µA of quiescent current (typical) at full load
makes the ADP165/ADP166 ideal for battery-operated portable
equipment. Shutdown current consumption is typically 50 nA.
Figure 34. Internal Block Diagram, Fixed Output Without Output Discharge
Function
Rev. A | Page 13 of 23
ADP165/ADP166
Data Sheet
To minimize quiescent current in the ADP165/ADP166, Analog
Devices, Inc., recommends using high values of resistance for
R1 and R2. Using a value of 1 MΩ for R2 keeps the total, no
load quiescent current below 2 µA. However, note that a high
value of resistance introduces a small output voltage error. For
example, assuming R1 and R2 are 1 MΩ, the output voltage is
2 V. Taking into account the nominal ADJ pin bias current of
10 nA, the output voltage error is 0.25%.
Note that, in shutdown, the output is turned off, and the divider
current is zero.
The ADP165 also includes an output discharge resistor to force the
output voltage to zero when the LDO is disabled. This ensures
that the output of the LDO is always in a well-defined state,
whether it is enabled or not. The ADP166 does not include the
output discharge function.
The ADP165/ADP166 are available in seven output voltage
options, ranging from 1.2 V to 3.3 V. The ADP165/ADP166 use
the EN pin to enable and disable the VOUT pin under normal
operating conditions. When EN is high, VOUT turns on, and
when EN is low, VOUT turns off. For automatic startup, tie EN
to VIN.
Rev. A | Page 14 of 23
Data Sheet
ADP165/ADP166
APPLICATIONS INFORMATION
Input and Output Capacitor Properties
CAPACITOR SELECTION
Output Capacitor, COUT
The ADP165/ADP166 are designed for operation with small,
space-saving ceramic capacitors, but function with most
commonly used capacitors as long as care is taken with regard
to the ESR value. The ESR of the output capacitor affects
stability of the LDO control loop. A minimum of 1 µF
capacitance with an ESR of 1 Ω or less is recommended to
ensure stability of the ADP165/ADP166. Transient response to
changes in load current is also affected by output capacitance.
Using a larger value of output capacitance improves the transient
response of the ADP165/ADP166 to large changes in load
current. Figure 36 and Figure 37 show the transient responses
for output capacitance values of 1 µF and 10 µF, respectively.
T
LOAD CURRENT
1
Any good quality ceramic capacitors can be used with the
ADP165/ADP166, as long as they meet the minimum
capacitance and maximum ESR requirements. Ceramic
capacitors are manufactured with a variety of dielectrics, each
with different behavior over temperature and applied voltage.
Capacitors must have a dielectric adequate to ensure the minimum
capacitance over the necessary temperature range and dc bias
conditions. X5R or X7R dielectrics with a voltage rating of 6.3 V
or 10 V are recommended. Y5V and Z5U dielectrics are not
recommended due to their poor temperature and dc bias
characteristics.
Figure 38 depicts the capacitance vs. voltage bias characteristic
of a 0402, 1 µF, 10 V, X5R capacitor. The voltage stability of a
capacitor is strongly influenced by the capacitor size and voltage
rating. In general, a capacitor in a larger package or higher voltage
rating exhibits better stability. The temperature variation of the X5R
dielectric is about ±15% over the −40°C to +85°C temperature
range and is not a function of package or voltage rating.
1.2
1.0
2
M200µs
T 10.40%
A CH1
62mA
12188-032
CH1 100mA Ω CH2 200mV
CAPACITANCE (µF)
VOUT
Figure 36. Output Transient Response, COUT = 1 µF,
CH1 = Load Current, CH2 = VOUT
0.8
0.6
0.4
0.2
0
0
LOAD CURRENT
2
4
6
8
VOLTAGE
1
10
12188-034
T
Figure 38. Capacitance vs. Voltage Bias Characteristic
Use Equation 1 to determine the worst-case capacitance accounting
for capacitor variation over temperature, component tolerance,
and voltage.
(1)
CEFF = CBIAS × (1 − TEMPCO) × (1 − TOL)
where:
CBIAS is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
2
CH1 100mA Ω CH2 200mV
M200µs
T 10.00%
A CH1
74mA
12188-033
VOUT
In this example, the worst-case temperature coefficient (TEMPCO)
over the −40°C to +85°C range is 15% for an X5R dielectric. The
tolerance of the capacitor (TOL) is 10%, and CBIAS is 0.94 µF at
1.8 V, as shown in Figure 38.
Figure 37. Output Transient Response, COUT = 10 µF,
CH1 = Load Current, CH2 = VOUT
Input Bypass Capacitor, CIN
Connecting a 1 µF capacitor from VIN to GND reduces the
circuit sensitivity to the PCB layout, especially when long input
traces or high source impedance are encountered. If an output
capacitance of greater than 1 µF is required, increase the input
capacitor to match it.
Substituting these values in Equation 1 yields
Rev. A | Page 15 of 23
CEFF = 0.94 µF × (1 − 0.15) × (1 − 0.1) = 0.719 µF
ADP165/ADP166
Data Sheet
Therefore, the capacitor chosen in this example meets
the minimum capacitance requirement of the LDO over
temperature and tolerance at the chosen output voltage.
3.5
To guarantee the performance of the ADP165/ADP166, it is
imperative that the effects of dc bias, temperature, and tolerances
on the behavior of the capacitors are evaluated for each.
2.5
3.3V
The ADP165/ADP166 use the EN pin to enable and disable the
VOUT pin under normal operating conditions. As shown in
Figure 39, when a rising voltage on EN crosses the active threshold,
VOUT turns on. When a falling voltage on EN crosses the
inactive threshold, VOUT turns off.
2.5V
2.0
EN
1.5
1.2V
1.0
0.5
0
0
500
1000
1500
2000
3500
4000
4500
The shutdown behavior of the ADP165/ADP166 is shown in
Figure 42.
3.5
3.0
4.5
2.5
4.0
2.0
COUT = 1µF
3.5
1.5
1.0
0.7
0.9
1.1
1.3
1.5
EN VOLTAGE (V)
3.0
2.5
4.2V
EN
2.0
1.5
1.0
Figure 39. Typical EN Pin Operation
1.2V
0.5
As shown in Figure 39, the EN pin has hysteresis built in, which
prevents on/off oscillations that can occur due to noise on the
EN pin as it passes through the threshold points.
The EN pin active/inactive thresholds are derived from the VIN
voltage. Therefore, these thresholds vary with changing input
voltage. Figure 40 shows typical EN active/inactive thresholds
when the input voltage varies from 2.2 V to 5.5 V.
1.1
0
0
200
400
600
800
1000
TIME (µs)
12188-038
0
0.5
12188-035
0.5
EN VOLTAGE/VOUT (V)
VOUT (V)
3000
Figure 41. Typical Start-Up Behavior
4.0
Figure 42. Typical Shutdown Behavior, No Load
UNDERVOLTAGE LOCKOUT (UVLO)
The ADP165/ADP166 also incorporates an internal UVLO circuit
to disable the output voltage when the input voltage is less than the
minimum input voltage rating of the regulator.
CURRENT-LIMIT AND THERMAL OVERLOAD
PROTECTION
1.0
EN VOLTAGE (V)
2500
TIME (µs)
4.5
12188-037
ENABLE FEATURE
EN VOLTAGE/VOUT (V)
3.0
The ADP165/ADP166 are protected against damage due to
excessive power dissipation by short-circuit and thermal overload
protection circuits. The ADP165/ADP166 are designed to limit
current when the output load reaches 320 mA (typical). When
the output load exceeds 320 mA, the output voltage is reduced
to maintain a constant current limit.
0.9
EN RISE
0.8
EN FALL
0.7
0.5
2.0
2.5
3.0
3.5
4.0
4.5
5.0
INPUT VOLTAGE (V)
Figure 40. Typical EN Pin Thresholds vs. Input Voltage
The start-up behavior of the ADP165/ADP166 is shown in
Figure 41.
12188-036
0.6
Thermal overload protection is included, which limits the
junction temperature to a maximum of 150°C (typical). Under
extreme conditions (that is, high ambient temperature and
power dissipation), when the junction temperature starts to rise
above 150°C, the output turns off, reducing the output current
to zero. When the junction temperature drops below 135°C, the
output turns on again, and the output current is restored to its
nominal value.
Rev. A | Page 16 of 23
Data Sheet
ADP165/ADP166
Consider the case where a hard short from VOUT to ground
occurs. At first, the ADP165/ADP166 limit current so that only
320 mA is conducted into the short.
If self-heating of the junction temperature is great enough to
cause its temperature to rise above 150°C, thermal shutdown
activates, turning off the output and reducing the output current
to zero. As the junction temperature cools and drops below 135°C,
the output turns on and conducts 320 mA into the short, again
causing the junction temperature to rise above 150°C. This thermal
oscillation between 135°C and 150°C causes a current oscillation
between 320 mA and 0 mA that continues as long as the short
remains at the output.
Current and thermal limit protections are intended to protect
the device against accidental overload conditions. For reliable
operation, device power dissipation must be externally limited
so that junction temperatures do not exceed 125°C.
THERMAL CONSIDERATIONS
In most applications, the ADP165/ADP166 do not dissipate
much heat due to their high efficiency. However, in applications
with high ambient temperature and high supply voltage to
output voltage differential, the heat dissipated in the package
is high enough that it can cause the junction temperature of
the die to exceed the maximum junction temperature of 125°C.
When the junction temperature exceeds 150°C, the converter enters
thermal shutdown. It recovers only after the junction temperature
has decreased below 135°C to prevent any permanent damage.
Therefore, thermal analysis for the chosen application is very
important to guarantee reliable performance over all conditions.
The junction temperature of the die is the sum of the ambient
temperature of the environment and the temperature rise of the
package due to the power dissipation, as shown in Equation 2.
To guarantee reliable operation, the junction temperature of the
ADP165/ADP166 must not exceed 125°C. To ensure that the
junction temperature stays below this maximum value, the user
must be aware of the parameters that contribute to junction
temperature changes. These parameters include ambient
temperature, power dissipation in the power device, and thermal
resistances between the junction and ambient air (θJA). The θJA
number is dependent on the package assembly compounds that
are used and the amount of copper used to solder the package
GND pins to the PCB.
Table 10 shows the typical θJA values of the 5-lead TSOT, 6-lead
LFCSP, and the 4-ball WLCSP for various PCB copper sizes.
Table 11 shows the typical ΨJB value of the 5-lead TSOT, 6-lead
LFCSP, and 4-ball WLCSP.
Table 10. Typical θJA Values
Copper Size (mm2)
01
50
100
300
500
1
TSOT
170
152
146
134
131
θJA (°C/W)
LFCSP
175.1
135.6
77.3
65.2
51
WLCSP
260
159
157
153
151
Device soldered to minimum size pin traces.
Table 11. Typical ΨJB Values
Package
5-Lead TSOT
6-Lead LFCSP
4-Ball WLCSP
ΨJB
42.8
17.9
58.4
Unit
(°C/W)
(°C/W)
(°C/W)
Calculate the junction temperature of the ADP165/ADP166
from the following equation:
TJ = TA + (PD × θJA)
(2)
where:
TA is the ambient temperature.
PD is the power dissipation in the die, given by
PD = [(VIN − VOUT) × ILOAD] + (VIN × IGND)
(3)
where:
VIN and VOUT are input and output voltages, respectively.
ILOAD is the load current.
IGND is the ground current.
Power dissipation due to ground current is quite small and can be
ignored. Therefore, the junction temperature equation simplifies to
the following:
TJ = TA + θJA[(VIN − VOUT) × ILOAD]
(4)
As shown in Equation 4, for a given ambient temperature, inputto-output voltage differential, and continuous load current, there
exists a minimum copper size requirement for the PCB to ensure
the junction temperature does not rise above 125°C. Figure 43 to
Figure 57 show the junction temperature calculations for the
different ambient temperatures, load currents, VIN-to-VOUT
differentials, and areas of PCB copper.
In the case where the board temperature is known, use the
thermal characterization parameter, ΨJB, to estimate the junction
temperature rise (see Figure 55 to Figure 57). Maximum junction
temperature (TJ) is calculated from the board temperature (TB)
and power dissipation (PD) using the following formula:
TJ = TB + (PD × ΨJB)
(5)
The typical value of ΨJB is 17.9°C/W for the 6-lead LFCSP package,
42.8°C/W for the 5-lead TSOT package, and 58.4°C/W for the
4-ball WLCSP package.
Rev. A | Page 17 of 23
ADP165/ADP166
Data Sheet
140
140
MAXIMUM JUNCTION TEMPERATURE
100
80
60
40
20
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
100
80
60
40
20
0
0.3
Figure 43. 500 mm2 of PCB Copper, WLCSP, TA = 25°C
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
4.3
4.8
80
60
40
20
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
120
100
80
60
40
20
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-043
JUNCTION TEMPERATURE, TJ (°C)
100
12188-040
JUNCTION TEMPERATURE, TJ (°C)
3.8
MAXIMUM JUNCTION TEMPERATURE
120
Figure 44. 100 mm2 of PCB Copper, WLCSP, TA = 25°C
Figure 47. 500 mm2 of PCB Copper, TSOT, TA = 25°C
140
140
MAXIMUM JUNCTION TEMPERATURE
MAXIMUM JUNCTION TEMPERATURE
JUNCTION TEMPERATURE, TJ (°C)
120
100
80
60
40
20
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-041
JUNCTION TEMPERATURE, TJ (°C)
2.3
2.8
3.3
VIN – VOUT (V)
140
MAXIMUM JUNCTION TEMPERATURE
0
0.3
1.8
Figure 46. 100 mm2 of PCB Copper, WLCSP, TA = 50°C
140
0
0.3
1.3
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
Figure 45. 500 mm2 of PCB Copper, WLCSP, TA = 50°C
120
100
80
60
40
20
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
Figure 48. 100 mm2 of PCB Copper, TSOT, TA = 25°C
Rev. A | Page 18 of 23
4.8
12188-044
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
120
12188-042
JUNCTION TEMPERATURE, TJ (°C)
120
12188-039
JUNCTION TEMPERATURE, TJ (°C)
MAXIMUM JUNCTION TEMPERATURE
Data Sheet
ADP165/ADP166
140
140
MAXIMUM JUNCTION TEMPERATURE
100
80
60
40
20
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
100
80
60
40
20
0
0.3
Figure 49. 500 mm2 of PCB Copper, TSOT, TA = 50°C
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
4.3
4.8
80
60
40
20
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
120
100
80
60
40
20
0
0.8
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-151
JUNCTION TEMPERATURE, TJ (°C)
100
12188-046
JUNCTION TEMPERATURE, TJ (°C)
3.8
MAXIMUM JUNCTION TEMPERATURE
120
Figure 50. 100 mm2 of PCB Copper, TSOT, TA = 50°C
Figure 53. 500 mm2 of PCB Copper, LFCSP, TA = 50°C
140
140
MAXIMUM JUNCTION TEMPERATURE
MAXIMUM JUNCTION TEMPERATURE
JUNCTION TEMPERATURE, TJ (°C)
120
100
80
60
40
20
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-149
JUNCTION TEMPERATURE, TJ (°C)
2.3
2.8
3.3
VIN – VOUT (V)
140
MAXIMUM JUNCTION TEMPERATURE
0
0.3
1.8
Figure 52. 100 mm2 of PCB Copper, LFCSP, TA = 25°C
140
0
0.3
1.3
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
Figure 51. 500 mm2 of PCB Copper, LFCSP, TA = 25°C
120
100
80
60
40
20
0
0.8
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
Figure 54. 100 mm2 of PCB Copper, LFCSP, TA = 50°C
Rev. A | Page 19 of 23
4.8
12188-152
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
120
12188-150
JUNCTION TEMPERATURE, TJ (°C)
120
12188-045
JUNCTION TEMPERATURE, TJ (°C)
MAXIMUM JUNCTION TEMPERATURE
ADP165/ADP166
Data Sheet
140
PCB LAYOUT CONSIDERATIONS
Place the input capacitor as close as possible to the VIN pin and
the GND pin. Place the output capacitor as close as possible to
the VOUT pin and the GND pin. Use of 0402 or 0603 size
capacitors and resistors achieves the smallest possible footprint
solution on boards where area is limited.
120
100
80
60
40
20
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-047
JUNCTION TEMPERATURE, TJ (°C)
MAXIMUM JUNCTION TEMPERATURE
Figure 55. WLCSP, TA = 85°C
140
12188-202
100
Figure 58. Example of 5-Lead TSOT PCB Layout
80
60
40
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-203
20
12188-048
JUNCTION TEMPERATURE, TJ (°C)
MAXIMUM JUNCTION TEMPERATURE
120
Figure 56. TSOT, TA = 85°C
140
Figure 59. Example of 4-Ball WLCSP PCB Layout
120
100
80
60
20
0
0.3
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 50mA
0.8
1.3
1.8
12188-204
40
ILOAD = 100mA
ILOAD = 150mA
ILOAD = 200mA
2.3
2.8
3.3
VIN – VOUT (V)
3.8
4.3
4.8
12188-155
JUNCTION TEMPERATURE, TJ (°C)
MAXIMUM JUNCTION TEMPERATURE
Figure 57. LFCSP, TA = 85°C
Heat dissipation from the package can be improved by increasing
the amount of copper attached to the pins of the ADP165/ADP166.
However, as listed in Table 10, a point of diminishing returns is
reached eventually, beyond which an increase in the copper size
does not yield significant heat dissipation benefits.
Rev. A | Page 20 of 23
Figure 60. Example of 6-Lead LFCSP PCB Layout
Data Sheet
ADP165/ADP166
LIGHT SENSITIVITY OF WLCSPs
The WLCSP package option is essentially a silicon die with
additional post fabrication dielectric and metal processing
designed to contact solder bumps on the active side of the chip.
With this package type, the die is exposed to ambient light and
is subject to photoelectric effects. Light sensitivity analysis of
a WLCSP mounted on standard PCB material reveals that
performance may be impacted when the package is illuminated
directly by high intensity light. No degradation in electrical
performance is observed due to illumination by low intensity
(0.1 mW/cm2) ambient light. Direct sunlight can have intensities of
50 mW/cm2, and office ambient light can be as low as 0.1 mW/cm2.
When the WLCSP is assembled on the board with the bump
side of the die facing the PCB, reflected light from the PCB
surface is incident on active silicon circuit areas and results in
the increased leakage currents. No performance degradation occurs
due to illumination of the backside (substrate) of the WLCSP.
All WLCSPs are particularly sensitive to incident light with
wavelengths in the near infrared range (NIR, 700 nm to 1000 nm).
Photons in this waveband have a longer wavelength and lower
energy than photons in the visible (400 nm to 700 nm) and near
ultraviolet (NUV, 200 nm to 400 nm) bands; therefore, they can
penetrate more deeply into the active silicon.
Incident light with wavelengths greater than 1100 nm has
no photoelectric effect on silicon devices because silicon is
transparent to wavelengths in this range.
The spectral content of conventional light sources varies
considerably. Sunlight has a broad spectral range, with peak
intensity in the visible band that falls off in the NUV and NIR
bands; fluorescent lamps have significant peaks in the visible
but not the NUV or NIR bands. Tungsten lighting has a broad
peak in the longer visible wavelengths with a significant tail in
the NIR.
Efforts have been made at a product level to reduce the effect of
ambient light; the under bump metal (UBM) has been designed
to shield the sensitive circuit areas on the active side (bump side) of
the die. However, if an application encounters any light sensitivity
with the WLCSP, shielding the bump side of the WLCSP package
with opaque material eliminates this effect. Shielding can be
accomplished using materials such as silica-filled liquid epoxies
like those used in flip-chip underfill techniques.
Rev. A | Page 21 of 23
ADP165/ADP166
Data Sheet
OUTLINE DIMENSIONS
2.90 BSC
5
4
2.80 BSC
1.60 BSC
1
2
3
0.95 BSC
1.90
BSC
*0.90 MAX
0.70 MIN
0.10 MAX
0.50
0.30
0.20
0.08
8°
4°
0°
SEATING
PLANE
0.60
0.45
0.30
100708-A
*1.00 MAX
*COMPLIANT TO JEDEC STANDARDS MO-193-AB WITH
THE EXCEPTION OF PACKAGE HEIGHT AND THICKNESS.
Figure 61. 5-Lead Thin Small Outline Transistor Package [TSOT]
(UJ-5)
Dimensions shown in millimeters
1.000
0.965 SQ
0.925
2
1
A
BALL A1
IDENTIFIER
B
0.50
REF
0.640
0.595
0.550
TOP VIEW
BOTTOM VIEW
(BALL SIDE DOWN)
(BALL SIDE UP)
END VIEW
0.370
0.355
0.340
COPLANARITY
0.03
0.270
0.240
0.210
0.340
0.320
0.300
04-17-2012-A
SEATING
PLANE
Figure 62. 4-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-4-1)
Dimensions shown in millimeters
1.70
1.60
1.50
2.10
2.00 SQ
1.90
0.65 BSC
6
PIN 1 INDEX
AREA
0.15 REF
1.10
1.00
0.90
EXPOSED
PAD
0.425
0.350
0.275
0.60
0.55
0.50
SEATING
PLANE
BOTTOM VIEW
0.05 MAX
0.02 NOM
0.35
0.30
0.25
0.20 MIN
1
3
TOP VIEW
PIN 1
INDICATOR
(R 0.15)
FOR PROPER CONNECTION OF
THE EXPOSED PAD, REFER TO
THE PIN CONFIGURATION AND
FUNCTION DESCRIPTIONS
SECTION OF THIS DATA SHEET.
0.20 REF
Figure 63. 6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
2.00 mm × 2.00 mm Body, Ultra Thin, Dual Lead
(CP-6-3)
Dimensions show in millimeters
Rev. A | Page 22 of 23
02-06-2013-D
4
Data Sheet
ADP165/ADP166
ORDERING GUIDE
Model1
ADP165ACBZ-1.2-R7
ADP165ACBZ-1.8-R7
ADP165ACBZ-2.2-R7
ADP165ACBZ-2.3-R7
ADP165ACBZ-2.85-R7
ADP165ACBZ-3.0-R7
ADP165ACBZ-3.3-R7
ADP165ACPZN-1.2-R7
ADP165ACPZN-1.8-R7
ADP165ACPZN-2.3-R7
ADP165ACPZN-3.0-R7
ADP165ACPZN-3.3-R7
ADP165ACPZN-R7
ADP165AUJZ-1.2-R7
ADP165AUJZ-1.8-R7
ADP165AUJZ-2.3-R7
ADP165AUJZ-3.0-R7
ADP165AUJZ-3.3-R7
ADP165AUJZ-R7
ADP166ACBZ-1.2-R7
ADP166ACBZ-1.8-R7
ADP166ACBZ-2.2-R7
ADP166ACBZ-2.3-R7
ADP166ACBZ-2.85-R7
ADP166ACBZ-3.0-R7
ADP166ACBZ-3.3-R7
ADP166ACPZN-1.2-R7
ADP166ACPZN-1.8-R7
ADP166ACPZN-2.3-R7
ADP166ACPZN-3.0-R7
ADP166ACPZN-3.3-R7
ADP166ACPZN-R7
ADP166AUJZ-1.2-R7
ADP166AUJZ-1.8-R7
ADP166AUJZ-2.3-R7
ADP166AUJZ-3.0-R7
ADP166AUJZ-3.3-R7
ADP166AUJZ-R7
ADP165Z-REDYKIT
ADP166Z-REDYKIT
1
Temperature
Range
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
Output
Voltage (V)
1.2
1.8
2.2
2.3
2.85
3.0
3.3
1.2
1.8
2.3
3.0
3.3
Adjustable
1.2
1.8
2.3
3.0
3.3
Adjustable
1.2
1.8
2.2
2.3
2.85
3.0
3.3
1.2
1.8
2.3
3.0
3.3
Adjustable
1.2
1.8
2.3
3.0
3.3
Adjustable
Package Description
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
4-Ball Wafer Level Chip Scale Package [WLCSP]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
6-Lead Lead Frame Chip Scale Package [LFCSP_UD]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
5-Lead Thin Small Outline Transition [TSOT]
Evaluation Board
Evaluation Board
Z = RoHS Compliant Part.
©2014 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D12188-0-11/14(A)
Rev. A | Page 23 of 23
Package
Option
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CP-6-3
CP-6-3
CP-6-3
CP-6-3
CP-6-3
CP-6-3
UJ-5
UJ-5
UJ-5
UJ-5
UJ-5
UJ-5
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CB-4-1
CP-6-3
CP-6-3
CP-6-3
CP-6-3
CP-6-3
CP-6-3
UJ-5
UJ-5
UJ-5
UJ-5
UJ-5
UJ-5
Branding
CX
CY
CZ
D4
D7
D5
D6
LQL
LQM
LQN
LQP
LQQ
LQR
LQL
LQM
LQN
LQP
LQQ
LQR
D9
DA
DB
DC
DD
DE
DF
LR6
LR7
LR8
LR9
LRA
LR5
LR6
LR7
LR8
LR9
LRA
LR5
工商网监
湘ICP备2023018690号
