Dual, 200 mA, Low Noise,
High PSRR Voltage Regulator
ADP220/ADP221
Data Sheet
FEATURES
TYPICAL APPLICATION CIRCUITS
A
EN1
VOUT1
VOUT1 = 2.8V
1µF
B
VIN = 3.3V
GND
VIN
1µF
TOP VIEW
(Not to Scale)
ON
OFF
C
VOUT2 = 2.8V
EN2
VOUT2
1µF
Figure 1. Typical Application Circuit
VIN
VOUT1
60Ω
THERMAL
SHUTDOWN
EN2
CONTROL
LOGIC
AND
ENABLE
CURRENT
LIMIT
REFERENCE
ADP221
ONLY
CURRENT
LIMIT
60Ω
VOUT2
07572-002
EN1
GND
Mobile phones
Digital cameras and audio devices
Portable and battery-powered equipment
Portable medical devices
Post dc-to-dc regulation
2
ON
OFF
ADP220
APPLICATIONS
1
07572-001
Input voltage range: 2.5 V to 5.5 V
Dual independent 200 mA low dropout voltage regulators
Miniature 6-ball, 1.0 mm × 1.5 mm WLCSP and 6-ball
bumped bare die
Initial accuracy: ±1%
Stable with 1 µF ceramic output capacitors
No noise bypass capacitor required
Two independent logic controlled enables
Overcurrent and thermal protection
Active output pull-down (ADP221)
Key specifications
High PSRR
76 dB PSRR up to 1 kHz
70 dB PSRR at 10 kHz
60 dB PSRR at 100 kHz
40 dB PSRR at 1 MHz
Low output noise
27 µV rms typical output noise at VOUT = 1.2 V
50 µV rms typical output noise at VOUT = 2.8 V
Excellent transient response
Low dropout voltage: 150 mV @ 200 mA load
60 µA typical ground current at no load, both LDOs enabled
100 µs fast turn-on circuit
Guaranteed 200 mA output current per regulator
−40°C to +125°C junction temperature
Figure 2. Block Diagram of the ADP220/ADP221
GENERAL DESCRIPTION
The 200 mA dual output ADP220/ADP221 combine high PSRR,
low noise, low quiescent current, and low dropout voltage in a
voltage regulator ideally suited for wireless applications with
demanding performance and board space requirements.
The low quiescent current, low dropout voltage, and wide input
voltage range of the ADP220/ADP221 extend the battery life of
portable devices. The ADP220/ADP221 maintain power supply
rejection greater than 60 dB for frequencies as high as 100 kHz
while operating with a low headroom voltage. The ADP220
offers much lower noise performance than competing LDOs
Rev. H
without the need for a noise bypass capacitor. The ADP221 also
includes an active pull-down to quickly discharge output loads.
The ADP220/ADP221 are available in a miniature 6-ball
WLCSP package and 6-ball bumped bare die and is stable with
tiny 1 µF ± 30% ceramic output capacitors, resulting in the smallest
possible board area for a wide variety of portable power needs.
The ADP220/ADP221 are available in many output voltage
combinations, ranging from 0.8 V to 3.3 V, and offer overcurrent and thermal protection to prevent damage in adverse
conditions.
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2008–2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADP220/ADP221
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Typical Performance Characteristics ..............................................7
Applications ....................................................................................... 1
Theory of Operation ...................................................................... 11
Typical Application Circuits............................................................ 1
Applications Information .............................................................. 12
General Description ......................................................................... 1
Capacitor Selection .................................................................... 12
Revision History ............................................................................... 2
Undervoltage Lockout ............................................................... 13
Specifications..................................................................................... 3
Enable Feature ............................................................................ 13
Input and Output Capacitor, Recommended Specifications .. 4
Current-Limit and Thermal Overload Protection ................. 14
Absolute Maximum Ratings ............................................................ 5
Thermal Considerations............................................................ 14
Thermal Data ................................................................................ 5
Printed Circuit Board (PCB) Layout Considerations ................ 16
Thermal Resistance ...................................................................... 5
Outline Dimensions ....................................................................... 17
ESD Caution .................................................................................. 5
Ordering Guide .......................................................................... 18
Pin Configuration and Function Descriptions ............................. 6
REVISION HISTORY
1/13—Rev. G to Rev. H
Changes to Undervoltage Lockout Input Voltage Rising
Parameter and Undervoltage Lockout Input Voltage Falling
Parameter, Table 1............................................................................. 3
11/12—Rev. F to Rev. G
Added 6-Ball Bumped Bare Die (CD-6-7) ...................... Universal
Change to Undervoltage Lockout Input Voltage Rising
Parameter, Table 1............................................................................. 3
Updated Outline Dimensions ....................................................... 17
Moved Ordering Guide .................................................................. 18
4/12—Rev. E to Rev. F
Changes to Ordering Guide .......................................................... 17
11/10—Rev. D to Rev. E
Changes to Ordering Guide .......................................................... 17
5/10—Rev. C to Rev. D
Changes to Figure 1 .......................................................................... 1
Changes to Ordering Guide .......................................................... 17
1/10—Rev. B to Rev. C
Changes to Figure 24...................................................................... 10
10/09—Rev. A to Rev. B
Changes to Features Section ............................................................1
Changes to Table 3 and Table 4........................................................5
Changes to Figure 4, Figure 6, Figure 7, and Figure 9 ..................7
Changes to Figure 10 and Figure 12 ...............................................8
Changes to Figure 17.........................................................................9
Changes to Figure 25...................................................................... 10
Changes to Enable Feature Section and Figure 32 ..................... 13
Changes to Current-Limit and Thermal Overland Protection
Section and Thermal Considerations Section ............................ 14
Changes to Ordering Guide .......................................................... 17
3/09—Rev. 0 to Rev. A
Changes to Figure 15.........................................................................8
Changes to Figure 16.........................................................................9
Changes to Ordering Guide .......................................................... 17
10/08—Revision 0: Initial Version
Rev. H | Page 2 of 20
Data Sheet
ADP220/ADP221
SPECIFICATIONS
VIN = (VOUT + 0.5 V) or 2.5 V (whichever is greater), EN1 = EN2 = VIN, IOUT1 = IOUT2 = 10 mA, CIN = COUT1 = COUT2 = 1 µF, TA = 25°C,
unless otherwise noted.
Table 1.
Parameter
INPUT VOLTAGE RANGE
OPERATING SUPPLY CURRENT WITH
BOTH REGULATORS ON
Symbol
VIN
IGND
SHUTDOWN CURRENT
IGND-SD
FIXED OUTPUT VOLTAGE ACCURACY
VOUT
LINE REGULATION
∆VOUT/∆VIN
LOAD REGULATION 1
∆VOUT/∆IOUT
DROPOUT VOLTAGE 2
VDROPOUT
START-UP TIME 3
tSTART-UP
ACTIVE PULL-DOWN RESISTANCE
CURRENT-LIMIT THRESHOLD 4
THERMAL SHUTDOWN
Thermal Shutdown Threshold
Thermal Shutdown Hysteresis
EN INPUT
EN Input Logic High
EN Input Logic Low
EN Input Leakage Current
tSHUTDOWN
ILIMIT
UNDERVOLTAGE LOCKOUT
Input Voltage Rising
Input Voltage Falling
Hysteresis
OUTPUT NOISE
UVLO
UVLORISE
UVLOFALL
UVLOHYS
OUTNOISE
Conditions
TJ = −40°C to +125°C
IOUT = 0 µA
Min
2.5
TJ rising
VIH
VIL
VI-LEAKAGE
2.5 V ≤ VIN ≤ 5.5 V
2.5 V ≤ VIN ≤ 5.5 V
EN1 = EN2 = VIN or GND
EN1 = EN2 = VIN or GND, TJ = −40°C to +125°C
Rev. H | Page 3 of 20
120
µA
µA
µA
µA
µA
µA
µA
%
%
140
120
220
0.1
2
+1
+2
−1
−2
0.01
−0.03
+0.03
0.001
0.003
7.5
12
150
230
240
100
180
20
80
300
440
155
15
0.4
0.1
1
2.45
2.35
100
56
50
45
27
%/V
%/V
%/mA
%/mA
mV
mV
mV
mV
mV
µs
µs
µs
µs
Ω
mA
°C
°C
1.2
2.2
10 Hz to 100 kHz, VIN = 5 V, VOUT = 3.3 V
10 Hz to 100 kHz, VIN = 5 V, VOUT = 2.8 V
10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 2.5 V
10 Hz to 100 kHz, VIN = 3.6 V, VOUT = 1.2 V
Unit
V
µA
70
240
TSSD
TSSD-HYS
Max
5.5
60
IOUT = 0 µA, TJ = −40°C to +125°C
IOUT = 10 mA
IOUT = 10 mA, TJ = −40°C to +125°C
IOUT = 200 mA
IOUT = 200 mA, TJ = −40°C to +125°C
EN1= EN2 = GND
EN1= EN2 = GND, TJ = −40°C to +125°C
100 µA < IOUT < 200 mA, VIN = (VOUT + 0.5 V) to
5.5 V, TJ = −40°C to +125°C
VIN = (VOUT + 0.5 V) to 5.5 V
VIN = (VOUT + 0.5 V) to 5.5 V, TJ = −40°C to +125°C
IOUT = 1 mA to 200 mA
IOUT = 1 mA to 200 mA, TJ = −40°C to +125°C
VOUT = 3.3 V
IOUT = 10 mA
IOUT = 10 mA, TJ = −40°C to +125°C
IOUT = 200 mA
IOUT = 200 mA, TJ = −40°C to +125°C
VOUT = 3.3 V, both initially off, enable one
VOUT = 0.8 V, both initially off, enable one
VOUT = 3.3 V, one initially on, enable second
VOUT = 0.8 V, one initially on, enable second
VOUT = 2.8 V, RLOAD = ∞, COUT = 1 μF, ADP221 only
Typ
V
V
µA
µA
V
V
mV
µV rms
µV rms
µV rms
µV rms
ADP220/ADP221
Parameter
POWER SUPPLY REJECTION RATIO
Data Sheet
Symbol
PSRR
Conditions
VIN = 2.5 V, VOUT = 0.8 V, IOUT = 100 mA
100 Hz
1 kHz
10 kHz
100 kHz
1 MHz
VIN = 3.8 V, VOUT = 2.8 V, IOUT = 100 mA
100 Hz
1 kHz
10 kHz
100 kHz
1 MHz
Min
Typ
Max
Unit
76
76
70
60
40
dB
dB
dB
dB
dB
68
68
68
60
40
dB
dB
dB
dB
dB
Based on an end-point calculation using 1 mA and 200 mA loads.
Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage. This applies only for output
voltages above 2.5 V.
3
Start-up time is defined as the time between the rising edge of ENx to VOUTx being at 90% of its nominal value.
4
Current-limit threshold is defined as the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 3.0 V
output voltage is defined as the current that causes the output voltage to drop to 90% of 3.0 V, or 2.7 V.
1
2
INPUT AND OUTPUT CAPACITOR, RECOMMENDED SPECIFICATIONS
Table 2.
Parameter
MINIMUM INPUT AND OUTPUT CAPACITANCE 1
CAPACITOR ESR
1
Symbol
CMIN
RESR
Conditions
TA = −40°C to +125°C
TA = −40°C to +125°C
Min
0.70
0.001
Typ
Max
1
Unit
µF
Ω
The minimum input and output capacitance should be greater than 0.70 µF over the full range of operating conditions. The full range of operating conditions in the
application must be considered during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended;
Y5V and Z5U capacitors are not recommended for use with LDOs.
Rev. H | Page 4 of 20
Data Sheet
ADP220/ADP221
ABSOLUTE MAXIMUM RATINGS
Table 3.
Parameter
VIN to GND
VOUT1, VOUT2 to GND
EN1, EN2 to GND
Storage Temperature Range
Operating Junction Temperature Range
Soldering Conditions
Rating
–0.3 V to +6.5 V
–0.3 V to VIN
–0.3 V to +6.5 V
–65°C to +150°C
–40°C to +125°C
JEDEC J-STD-020
Stresses above those listed under Absolute Maximum Ratings
may cause permanent damage to the device. This is a stress
rating only; functional operation of the device at these or any
other conditions above those indicated in the operational
section of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect
device reliability.
THERMAL DATA
Absolute maximum ratings apply individually only, not in
combination.
The ADP220/ADP221 can be damaged when the junction
temperature limits are exceeded. Monitoring ambient temperature does not guarantee that the junction temperature (TJ)
is within the specified temperature limits. In applications
with high power dissipation and poor thermal resistance, the
maximum ambient temperature may have to be derated. In
applications with moderate power dissipation and low PCB
thermal resistance, the maximum ambient temperature can
exceed the maximum limit as long as the junction temperature
is within specification limits. The junction temperature (TJ) of
the device is dependent on the ambient temperature (TA), the
power dissipation of the device (PD), and the junction-to-ambient
thermal resistance of the package (θJA). Maximum junction
temperature (TJ) is calculated from the ambient temperature
(TA) and power dissipation (PD) using the following formula:
TJ = TA + (PD × θJA)
Junction-to-ambient thermal resistance (θJA) of the package is
based on modeling and calculation using a 4-layer board. The
junction-to-ambient thermal resistance is highly dependent
on the application and board layout. In applications where high
maximum power dissipation exists, close attention to thermal
board design is required. The value of θJA may vary, depending
on PCB material, layout, and environmental conditions. The
specified values of θJA are based on a four-layer, 4 inch × 3 inch,
circuit board. Refer to JEDEC JESD 51-9 for detailed information on the board construction. For additional information,
see the AN-617 Application Note, MicroCSPTM Wafer Level Chip
Scale Package.
ΨJB is the junction-to-board thermal characterization parameter
with units of °C/W. ΨJB of the package is based on modeling and
calculation using a 4-layer board. The JESD51-12, Guidelines
for Reporting and Using Package Thermal Information, states
that thermal characterization parameters are not the same as
thermal resistances. ΨJB measures the component power flowing
through multiple thermal paths rather than a single path as in
thermal resistance, θJB. Therefore, ΨJB thermal paths include
convection from the top of the package as well as radiation
from the package. Factors that make ΨJB more useful in realworld applications. Maximum junction temperature (TJ) is
calculated from the board temperature (TB) and power
dissipation (PD) using the following formula:
TJ = TB + (PD × ΨJB)
Refer to JEDEC JESD51-8 and JESD51-12 for more detailed
information on ΨJB.
THERMAL RESISTANCE
θJA and ΨJB are specified for the worst-case conditions, that is, a
device soldered in a circuit board for surface-mount packages.
Table 4.
Package Type
6-Ball, 0.5 mm Pitch WLCSP
6-Ball Bumped Bare Die
ESD CAUTION
Rev. H | Page 5 of 20
θJA
260
260
ΨJB
43.8
43.8
Unit
°C/W
°C/W
ADP220/ADP221
Data Sheet
A
B
C
1
2
EN1
VOUT1
GND
VIN
EN2
VOUT2
TOP VIEW
(BALL SIDE DOWN)
Not to Scale
07572-003
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 3. Pin Configuration
Table 5. Pin Function Descriptions
Pin No.
A1
Mnemonic
EN1
B1
C1
GND
EN2
A2
B2
C2
VOUT1
VIN
VOUT2
Description
Enable Input for Regulator 1. Drive EN1 high to turn on Regulator 1; drive it low to turn off Regulator 1.
For automatic startup, connect EN1 to VIN.
Ground Pin.
Enable Input for Regulator 2. Drive EN2 high to turn on Regulator 2; drive it low to turn off Regulator 2.
For automatic startup, connect EN2 to VIN.
Regulated Output Voltage 1. Connect a 1 µF or greater output capacitor between VOUT1 and GND.
Regulator Input Supply. Bypass VIN to GND with a 1 µF or greater capacitor.
Regulated Output Voltage 2. Connect a 1 µF or greater output capacitor between VOUT2 and GND.
Rev. H | Page 6 of 20
Data Sheet
ADP220/ADP221
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 3.3 V, VOUT1 = VOUT2 = 2.8 V, IOUT = 10 mA, CIN = COUT1 = COUT2 = 1 µF, TA = 25°C, unless otherwise noted.
140
2.85
120
2.81
2.79
100
80
60
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
40
2.77
20
–5
25
85
125
0
JUNCTION TEMPERATURE (°C)
Figure 4. Output Voltage vs. Junction Temperature
100
GROUND CURRENT (µA)
2.79
VOUT = 2.8V
VIN = 3.3V
TA = 25°C
80
60
40
20
0.1
1
10
100
1k
LOAD CURRENT (mA)
0
0.01
07572-005
2.75
0.01
0.1
10
1
100
1k
LOAD CURRENT (mA)
Figure 5. Output Voltage vs. Load Current
07572-008
OUTPUT VOLTAGE (V)
120
VOUT = 2.8V
VIN = 3.3V
TA = 25°C
2.77
Figure 8. Ground Current vs. Load Current, Single Output Loaded
2.85
120
2.83
= 10µA
= 100µA
= 1mA
= 10mA
= 100mA
= 200mA
100
GROUND CURRENT (µA)
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
VOUT = 2.8V
TA = 25°C
2.81
2.79
2.77
80
60
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
40
20
3.5
3.7
3.9
4.1
4.3
4.5
4.7
4.9
5.1
INPUT VOLTAGE (V)
5.3
5.5
07572-006
OUTPUT VOLTAGE (V)
125
Figure 7. Ground Current vs. Junction Temperature, Single Output Loaded
2.81
2.75
3.3
85
25
JUNCTION TEMPERATURE (°C)
2.85
2.83
–5
–40
07572-007
–40
07572-004
2.75
= 10µA
= 100µA
= 1mA
= 10mA
= 100mA
= 200mA
Figure 6. Output Voltage vs. Input Voltage
0
3.3
3.5
3.7
3.9
4.1
4.3
4.5
4.7
4.9
= 10µA
= 100µA
= 1mA
= 10mA
= 100mA
= 200mA
5.1
5.3
5.5
INPUT VOLTAGE (V)
Figure 9. Ground Current vs. Input Voltage, Single Output Loaded
Rev. H | Page 7 of 20
07572-009
OUTPUT VOLTAGE (V)
2.83
= 10µA
= 100µA
= 1mA
= 10mA
= 100mA
= 200mA
GROUND CURRENT (µA)
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
Data Sheet
160
0.9
140
0.8
SHUTDOWN CURRENT (µA)
120
100
80
60
ILOAD = 10µA
ILOAD= 100µA
ILOAD = 1mA
ILOAD = 10mA
ILOAD = 100mA
ILOAD = 200mA
40
20
25
85
125
JUNCTION TEMPERATURE (°C)
Figure 10. Ground Current vs. Junction Temperature, Both Outputs Loaded
0.4
0.3
0.2
0
–25
25
50
75
100
125
Figure 13. Shutdown Current vs. Temperature at Various Input Voltages
250
2.5V
2.8V
3.3V
VOUT = 2.8V
VIN = 3.3V
TA = 25°C
200
DROPOUT VOLTAGE (mV)
GROUND CURRENT (µA)
0.5
TEMPERATURE (°C)
140
120
0.6
0
–50
07572-010
–5
0.7
0.1
0
–40
3.3V
3.6V
4.0V
4.3V
4.9V
5.5V
07572-013
GROUND CURRENT (µA)
ADP220/ADP221
100
80
60
40
150
100
50
0.1
1
10
100
0
07572-011
0
0.01
1k
LOAD CURRRENT (mA)
1
10
100
1k
LOAD CURRENT (mA)
Figure 11. Ground Current vs. Load Current, Both Outputs Loaded
07572-014
20
Figure 14. Dropout Voltage vs. Load Current and Output Voltage
140
2.90
2.85
120
60
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
40
20
0
3.3
3.5
3.7
3.9
4.1
4.3
4.5
4.7
4.9
= 10µA
= 100µA
= 1mA
= 10mA
= 100mA
= 200mA
5.1
5.3
2.75
2.70
2.65
2.60
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
2.55
2.50
2.45
5.5
INPUT VOLTAGE (V)
Figure 12. Ground Current vs. Input Voltage, Both Outputs Loaded
Rev. H | Page 8 of 20
2.40
2.6
2.7
2.8
2.9
= 1mA
= 5mA
= 10mA
= 50mA
= 100mA
= 200mA
3.0
INPUT VOLTAGE (V)
Figure 15. Output Voltage vs. Input Voltage (In Dropout)
3.1
07572-015
OUTPUT VOLTAGE (V)
80
07572-012
GROUND CURRENT (µA)
2.80
100
Data Sheet
ADP220/ADP221
180
–10
160
VRIPPLE = 50mV
–20 VIN = 2.5V
VOUT = 0.8V
–30 COUT = 1µF
–40
PSRR (dB)
120
100
80
20
0
2.6
= 1mA
= 5mA
= 10mA
= 50mA
= 100mA
= 200mA
2.7
–90
–100
2.8
2.9
3.0
3.1
–110
10
1k
10k
100k
1M
10M
Figure 19. Power Supply Rejection Ratio vs. Frequency, 0.8 V
0
–10
VRIPPLE = 50mV
–20 VIN = 3.8V
VOUT = 2.8V
–30 COUT = 2.2µF
200mA
100mA
10mA
1mA
100µA
–10
3.3V/200mA
0.8V/200mA
1.8V/200mA
3.3V/100µA
0.8V/100µA
1.8V/100µA
–20
–30
–50
–40
PSRR (dB)
–40
–60
–70
–50
–60
–80
–70
–90
–80
–90
–100
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
–100
10
07572-017
–110
10
100
FREQUENCY (Hz)
Figure 16. Ground Current vs. Input Voltage (In Dropout)
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
Figure 20. Power Supply Rejection Ratio vs. Frequency, at Various Output
Voltages and Load Currents
Figure 17. Power Supply Rejection Ratio vs. Frequency, 2.8 V
10
0
VRIPPLE = 50mV
–10 VIN = 4.3V
VOUT = 3.3V
–20 COUT = 1µF
OUTPUT NOISE SPECTRUM (µV/ Hz)
200mA
100mA
10mA
1mA
100µA
–30
–40
–50
–60
–70
–80
3.3V µV/ Hz
2.8V µV/ Hz
0.8V µV/ Hz
1
0.1
100
1k
10k
100k
1M
10M
FREQUENCY (Hz)
07572-018
–90
–100
10
0.01
10
100
1k
10k
100k
FREQUENCY (Hz)
Figure 21. Output Noise Spectrum, VIN = 5 V, ILOAD = 10 mA
Figure 18. Power Supply Rejection Ratio vs. Frequency, 3.3 V
Rev. H | Page 9 of 20
07572-021
PSRR (dB)
–70
–80
INPUT VOLTAGE (V)
PSRR (dB)
–60
07572-019
40
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
ILOAD
–50
07572-020
60
07572-016
GROUND CURRENT (µA)
140
200mA
100mA
10mA
1mA
100µA
ADP220/ADP221
Data Sheet
60
T
VIN
50
VOUT1
40
NOISE (µV rms)
VIN = 4V TO 5V, ILOAD1 = 200mA, ILOAD2 = 100mA
2
30
VOUT2
20
0
0.001
0.01
0.1
1
10
100
07572-022
10
1k
LOAD CURRENT (mA)
CH1 1.00V BW CH2 5.00mV
Figure 22. Output Noise vs. Load Current and Output Voltage, VIN = 5 V
T
W
B
W M20.0μs A CH1
T 13.60%
4.46V
Figure 25. Line Transient Response,
VIN = 4 V to 5 V, ILOAD1 = 200 mA, ILOAD2 = 100 mA
CH1 = VIN, CH2 = VOUT1, CH3 = VOUT2
ILOAD1 = 1mA TO 200mA, ILOAD2 = 1mA
ILOAD1
B
CH3 5.00mV
07572-025
1
3
3.3V
2.8V
1.8V
0.8V
T
VIN = 4V TO 5V, ILOAD1 = 200mA, ILOAD2 = 1mA
VIN
1
VOUT1
2
2
VOUT1
1
3
3
VOUT2
B
W M40.0μs A CH1
T 10.00%
132mA
CH1 1.00V BW CH2 5.00mV
CH3 5.00mV
Figure 23. Load Transient Response,
ILOAD1 = 1 mA to 200 mA, ILOAD2 = 1 mA
CH1 = ILOAD1, CH2 = VOUT1, CH3 = VOUT2
B
W
B
W M20.0μs A CH1
T 10.00%
4.46V
07572-026
W
2.10V
07572-027
B
07572-023
CH1 200mA ΩBW CH2 50.0mV
CH3 10.0mV
VOUT2
Figure 26. Line Transient Response
VIN = 4 V to 5 V, ILOAD1 = 200 mA, ILOAD2 = 1 mA
CH1 = VIN, CH2 = VOUT1, CH3 = VOUT2
T
T
ILOAD1
1
1
ILOAD1 = 1mA TO 200mA, ILOAD2 = 100mA
2
VOUT1
2
3
3
CH1 200mA ΩBW CH2 50.0mV
CH3 10.0mV
B
W
B
W M40.0μs A CH1
T 10.00%
132mA
07572-024
VOUT2
M40.0μs A CH1
CH1 5.00V BW CH2 2.00V BW
T 9.80%
B
CH3 2.00V
W
Figure 27. Shutdown Response, ADP221
Figure 24. Load Transient Response,
ILOAD1 = 1 mA to 200 mA, ILOAD2 = 100 mA,
CH1 = ILOAD1, CH2 = VOUT1, CH3 = VOUT2
Rev. H | Page 10 of 20
Data Sheet
ADP220/ADP221
THEORY OF OPERATION
The ADP220/ADP221 are low quiescent current, low dropout
linear regulators that operate from 2.5 V to 5.5 V and provide
up to 200 mA of current from each output. Drawing a low 120 μA
quiescent current (typical) at full load makes the ADP220/
ADP221 ideal for battery-operated portable equipment. Shutdown current consumption is typically 100 nA.
Internally, the ADP220/ADP221 consist of a reference, two error
amplifiers, two feedback voltage dividers, and two PMOS pass
transistors. Output current is delivered via the PMOS pass device,
which is controlled by the error amplifier. The error amplifier
compares the reference voltage with the feedback voltage from
the output and amplifies the difference. If the feedback voltage
is lower than the reference voltage, the gate of the PMOS device
is pulled lower, allowing more current to flow and increasing
the output voltage. If the feedback voltage is higher than the
reference voltage, the gate of the PMOS device is pulled higher,
allowing less current to flow and decreasing the output voltage.
Optimized for use with small 1 µF ceramic capacitors, the
ADP220/ADP221 provide excellent transient performance.
VOUT1
VIN
The ADP221 also includes an active pull-down circuit to rapidly
discharge the output load capacitance when each output is
disabled.
60Ω
EN1
EN2
CONTROL
LOGIC
AND
ENABLE
ADP220
CURRENT
LIMIT
REFERENCE
The ADP220/ADP221 are available in multiple output voltage
options ranging from 0.8 V to 3.3 V. The ADP220/ADP221 use
the EN1/EN2 pins to enable and disable the VOUT1/VOUT2
pins under normal operating conditions. When EN1/EN2 are high,
VOUT1/VOUT2 turn on; when EN1/EN2 are low, VOUT1/
VOUT2 turn off. For automatic startup, EN1/EN2 can be tied
to VIN.
ADP221
ONLY
CURRENT
LIMIT
60Ω
GND
VOUT2
07572-028
THERMAL
SHUTDOWN
Figure 28. Internal Block Diagram
Rev. H | Page 11 of 20
ADP220/ADP221
Data Sheet
APPLICATIONS INFORMATION
CAPACITOR SELECTION
Input Bypass Capacitor
Output Capacitor
Connecting a 1 µF capacitor from VIN to GND reduces the
circuit sensitivity to the PCB layout, especially when long input
traces or high source impedance are encountered. If an output
capacitance greater than 1 µF is required, the input capacitor
should be increased to match it.
The ADP220/ADP221 are designed for operation with small,
space-saving ceramic capacitors, but the parts function with
most commonly used capacitors as long as care is taken with
regards to the effective series resistance (ESR) value. The ESR
of the output capacitor affects stability of the LDO control loop.
A minimum of 0.70 µF capacitance with an ESR of 1 Ω or less
is recommended to ensure stability of the ADP220/ADP221.
Transient response to changes in load current is also affected by
output capacitance. Using a larger value of output capacitance
improves the transient response of the ADP220/ADP221 to large
changes in the load current. Figure 29 and Figure 30 show the
transient responses for output capacitance values of 1 µF and
4.7 µF, respectively.
T
ILOAD1
ILOAD1 = 1mA TO 200mA, ILOAD2 = 1mA
VOUT1
3
Any good quality ceramic capacitor can be used with the ADP220/
ADP221, as long as the capacitor meets the minimum capacitance and maximum ESR requirements. Ceramic capacitors are
manufactured with a variety of dielectrics, each with a different
behavior over temperature and applied voltage. Capacitors must
have an adequate dielectric to ensure the minimum capacitance
over the necessary temperature range and dc bias conditions.
X5R or X7R dielectrics with a voltage rating of 6.3 V or 10 V are
recommended. Y5V and Z5U dielectrics are not recommended,
due to their poor temperature and dc bias characteristics.
Figure 31 depicts the capacitance vs. voltage bias characteristic
of an 0402 1 µF, 10 V, X5R capacitor. The voltage stability of a
capacitor is strongly influenced by the capacitor size and voltage
rating. In general, a capacitor in a larger package or higher voltage
rating exhibits better stability. The temperature variation of the
X5R dielectric is about ±15% over the −40°C to +85°C temperature range and is not a function of the package or voltage rating.
1
1.2
VOUT2, COUT = 1µF
CH1 200mA ΩBW CH2 50.0mV
CH3 10.0mV
B
W
B
W M200ns A CH1
T 26.60%
132mA
CAPACITANCE (µF)
Figure 29. Output Transient Response
ILOAD1 = 1 mA to 200 mA, ILOAD2 = 1 mA
CH1 = ILOAD1, CH2 = VOUT1, CH3 = VOUT2, COUT = 1 µF
T
1.0
07572-029
2
Input and Output Capacitor Properties
ILOAD1
0.8
0.6
0.4
0.2
0
0
ILOAD1 = 1mA TO 200mA, ILOAD2 = 1mA
2
4
6
VOLTAGE (V)
8
Figure 31. Capacitance vs. Voltage Bias Characteristic
2
VOUT1
3
CH1 200mA ΩBW CH2 50.0mV
CH3 10.0mV
B
W
B M1.00µs A CH1
W
T 11.40%
132mA
07572-030
VOUT2, COUT = 4.7µF
Figure 30. Output Transient Response
ILOAD1 = 1 mA to 200 mA, ILOAD2 = 1 mA
CH1 = ILOAD1, CH2 = VOUT1, CH3 = VOUT2, COUT = 4.7 µF
Rev. H | Page 12 of 20
10
07572-031
1
Data Sheet
ADP220/ADP221
(1)
where:
CBIAS is the effective capacitance at the operating voltage.
TEMPCO is the worst-case capacitor temperature coefficient.
TOL is the worst-case component tolerance.
In this example, TEMPCO over −40°C to +85°C is assumed to
be 15% for an X5R dielectric. TOL is assumed to be 10%, and
CBIAS is 0.94 μF at 1.8 V from the graph in Figure 31.
Substituting these values into Equation 1 yields
CEFF = 0.94 μF × (1 − 0.15) × (1 − 0.1) = 0.719 μF
Therefore, the capacitor chosen in this example meets the
minimum capacitance requirement of the LDO over
temperature and tolerance at the chosen output voltage.
The active/inactive thresholds of the ENx pins are derived from
the VIN voltage. Therefore, these thresholds vary with changing
input voltage. Figure 33 shows typical ENx active/inactive thresholds when the input voltage varies from 2.5 V to 5.5 V.
1.00
0.95
To guarantee the performance of the ADP220/ADP221, it is
imperative that the effects of dc bias, temperature, and tolerances on the behavior of the capacitors be evaluated for each
application.
0.90
EN ACTIVE
0.85
0.80
EN INACTIVE
0.75
0.70
0.65
0.60
2.5
3.0
3.5
4.0
4.5
5.0
5.5
INPUT VOLTAGE (V)
Figure 33. Typical ENx Pins Thresholds vs. Input Voltage
UNDERVOLTAGE LOCKOUT
The ADP220/ADP221 have an internal undervoltage lockout
circuit that disables all inputs and the output when the input
voltage is less than approximately 2.2 V. This ensures that the
inputs of the ADP220/ADP221 and the output behave in a
predictable manner during power-up.
ENABLE FEATURE
The ADP220/ADP221 utilize an internal soft start to limit the
inrush current when the output is enabled. The start-up time
for the 2.8 V option is approximately 220 µs from the time the
ENx active threshold is crossed to when the output reaches 90%
of its final value. The start-up time is somewhat dependent on
the output voltage setting and increases slightly as the output
voltage increases.
The ADP220/ADP221 use the ENx pins to enable and disable
the VOUTx pins under normal operating conditions. Figure 32
shows a rising voltage on ENx crossing the active threshold,
then VOUTx turns on. When a falling voltage on ENx crosses the
inactive threshold, VOUTx turns off.
T
1
T
VOUTx
2
ENx
CH2 2.00V BW
M40.0µs
A CH1
T 9.80%
Figure 34. Typical Start-Up Time
A CH2
1.76V
07572-032
1
Figure 32. Typical ENx Pin Operation
Rev. H | Page 13 of 20
2.10V
07572-034
3
CH1 5.00V BW
CH3 2.00V BW
CH1 500mV BW CH2 500mV BW M10.0ms
T 27.40%
07572-033
CEFF = CBIAS × (1 − TEMPCO) × (1 − TOL)
As shown in Figure 32, the ENx pins have built-in hysteresis.
This prevents on/off oscillations that can occur due to noise on
the ENx pins as it passes through the threshold points.
ENx PINS THRESHOLD (V)
Equation 1 can be used to determine the worst-case capacitance
accounting for capacitor variation over temperature, component tolerance, and voltage.
ADP220/ADP221
Data Sheet
CURRENT-LIMIT AND THERMAL OVERLOAD
PROTECTION
The ADP220/ADP221 are protected against damage due to
excessive power dissipation by current and thermal overload
protection circuits. The ADP220/ADP221 are designed to
current limit when the output load reaches 300 mA (typical).
When the output load exceeds 300 mA, the output voltage is
reduced to maintain a constant current limit.
Thermal overload protection is built-in, which limits the
junction temperature to a maximum of 155°C (typical). Under
extreme conditions (that is, high ambient temperature and
power dissipation) when the junction temperature starts to
rise above 155°C, the output is turned off, reducing the output
current to zero. When the junction temperature drops below
140°C, the output is turned on again and the output current
is restored to its nominal value.
Consider the case where a hard short from VOUTx to GND
occurs. At first, the ADP220/ADP221 current limit, so that only
300 mA is conducted into the short. If self-heating of the junction
is great enough to cause its temperature to rise above 155°C,
thermal shutdown activates, turning off the output and reducing
the output current to zero. As the junction temperature cools
and drops below 140°C, the output turns on and conducts 300 mA
into the short, again causing the junction temperature to rise
above 155°C. This thermal oscillation between 140°C and
155°C causes a current oscillation between 0 mA and 300 mA
that continues as long as the short remains at the output.
Current and thermal limit protections are intended to protect
the device against accidental overload conditions. For reliable
operation, device power dissipation must be externally limited
so that junction temperatures do not exceed 125°C.
THERMAL CONSIDERATIONS
In most applications, the ADP220/ADP221 do not dissipate
much heat due to high efficiency. However, in applications with
a high ambient temperature and high supply voltage to output
voltage differential, the heat dissipated in the package is large
enough that it can cause the junction temperature of the die
to exceed the maximum junction temperature of 125°C.
When the junction temperature exceeds 155°C, the converter
enters thermal shutdown. It recovers only after the junction
temperature has decreased below 140°C to prevent any permanent
damage. Therefore, thermal analysis for the chosen application
is very important to guarantee reliable performance over all
conditions. The junction temperature of the die is the sum of
the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown
in Equation 2.
To guarantee reliable operation, the junction temperature of
the ADP220/ADP221 must not exceed 125°C. To ensure that
the junction temperature stays below this maximum value, the
user needs to be aware of the parameters that contribute to junction
temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal
resistances between the junction and ambient air (θJA). The θJA
number is dependent on the package assembly compounds used
and the amount of copper to which the GND pins of the package
are soldered on the PCB. Table 6 shows typical θJA values for the
ADP220/ADP221 for various PCB copper sizes.
Table 6. Typical θJA Values
Copper Size (mm2)
01
50
100
300
500
1
ADP220/ADP221 (°C/W)
200
119
118
115
113
Device soldered to minimum size pin traces.
The junction temperature of the ADP220/ADP221 can be
calculated from the following equation:
TJ = TA + (PD × θJA)
(2)
where:
TA is the ambient temperature.
PD is the power dissipation in the die, given by
PD = Σ[(VIN − VOUT) × ILOAD] + Σ(VIN × IGND)
(3)
where:
ILOAD is the load current.
IGND is the ground current.
VIN and VOUT are input and output voltages, respectively.
Power dissipation due to ground current is quite small and
can be ignored. Therefore, the junction temperature equation
simplifies to
TJ = TA + {Σ[(VIN − VOUT) × ILOAD] × θJA}
(4)
As shown in Equation 4, for a given ambient temperature,
input-to-output voltage differential, and continuous load
current, there exists a minimum copper size requirement
for the PCB to ensure the junction temperature does not rise
above 125°C. Figure 35 to Figure 39 show junction temperature
calculations for different ambient temperatures, total power
dissipation, and areas of PCB copper.
In cases where the board temperature is known, the thermal
characterization parameter, ΨJB, can be used to estimate the
junction temperature rise. TJ is calculated from TB and PD using
the formula
TJ = TB + (PD × ΨJB)
The typical ΨJB value for the 6-ball WLCSP is 43.8°C/W.
Rev. H | Page 14 of 20
(5)
Data Sheet
ADP220/ADP221
145
135
135
105
95
85
75
65
55
500mm 2
50mm 2
0mm2
TJMAX
45
35
25
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
TOTAL POWER DISSIPATION (W)
Figure 35. Junction Temperature vs. Total Power Dissipation, TA = 25°C
105
500mm 2
50mm 2
0mm2
TJMAX
95
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
TOTAL POWER DISSIPATION (W)
Figure 38. Junction Temperature vs. Total Power Dissipation, TA = 85°C
140
130
110
100
90
80
70
500mm 2
50mm 2
0mm2
TJMAX
60
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
1.0
TOTAL POWER DISSIPATION (W)
Figure 36. Junction Temperature vs. Total Power Dissipation, TA = 50°C
145
135
125
115
105
95
85
65
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
TOTAL POWER DISSIPATION (W)
0.8
0.9
1.0
07572-037
500mm 2
50mm 2
0mm2
TJMAX
75
80
60
40
TB = 25°C
TB = 50°C
TB = 65°C
TB = 85°C
TJMAX
20
50
0
100
Figure 37. Junction Temperature vs. Total Power Dissipation, TA = 65°C
Rev. H | Page 15 of 20
0
0
0.2
0.4
0.6
0.8
1.0
1.2
1.4
1.6
1.8
2.0
2.2
2.4
TOTAL POWER DISSIPATION (W)
Figure 39. Junction Temperature vs. Total Power Dissipation and
Board Temperature
07572-039
JUNCTION TEMPERATURE (°C)
120
120
07572-036
JUNCTION TEMPERATURE (°C)
115
85
140
JUNCTION TEMPERATURE (°C)
125
07572-038
JUNCTION TEMPERATURE (°C)
115
07572-035
JUNCTION TEMPERATURE (°C)
125
ADP220/ADP221
Data Sheet
PRINTED CIRCUIT BOARD (PCB) LAYOUT CONSIDERATIONS
Heat dissipation from the package can be improved by
increasing the amount of copper attached to the pins of the
ADP220/ADP221. However, as shown in Table 6, a point of
diminishing returns eventually is reached, beyond which an
increase in the copper size does not yield significant heat
dissipation benefits.
07572-040
Place the input capacitor as close as possible to the VIN and
GND pins. Place the output capacitors as close as possible to
the VOUT1, VOUT2, and GND pins. Use 0402 or 0603
size capacitors and resistors to achieve the smallest possible
footprint solution on boards where area is limited.
07572-041
Figure 40. Example of PCB Layout, Top Side
Figure 41. Example of PCB Layout, Bottom Side
Rev. H | Page 16 of 20
Data Sheet
ADP220/ADP221
OUTLINE DIMENSIONS
1.000
0.950
0.900
2
1
A
BALL A1
IDENTIFIER
1.500
1.450
1.400
1.00
REF
C
0.50
BSC
TOP VIEW
(BALL SIDE DOWN)
0.50 BSC
BOTTOM VIEW
0.380
0.355
0.330
SIDE VIEW
(BALL SIDE UP)
COPLANARITY
0.075
0.345
0.295
0.245
SEATING
PLANE
0.270
0.240
0.210
11-08-2012-B
0.675
0.595
0.515
B
Figure 42. 6-Ball Wafer Level Chip Scale Package [WLCSP]
(CB-6-2)
Dimensions show in millimeters
1.00
0.96
0.92
2
1
A
BALL A1
IDENTIFIER
1.50
1.46
1.42
1.00
REF
B
0.50
REF
C
TOP VIEW
0.50 REF
(BALL SIDE DOWN)
BOTTOM VIEW
SEATING
PLANE
END VIEW
0.225 NOM
(BALL SIDE UP)
COPLANARITY
0.05 NOM
0.200
0.170
0.140
0.09 NOM
Figure 43. 6-Ball Bumped Bare Die Sales [BUMPED_CHIP]
(CD-6-7)
Dimensions show in millimeters
Rev. H | Page 17 of 20
08-15-2012-A
0.330
0.315
0.300
ADP220/ADP221
Data Sheet
ORDERING GUIDE
Model 1
ADP220ACBZ-1118R7
ADP220ACBZ-1812R7
ADP220ACBZ-1827R7
ADP220ACBZ-2623R7
ADP220ACBZ-26235R7
ADP220ACBZ-2812R7
ADP220ACBZ-2818R7
ADP220ACBZ-2827R7
ADP220ACBZ-2828R7
ADP220ACBZ275275R7
ADP220ACBZ-3033R7
ADP220ACBZ-1212R7
ADP220ACBZ-2525R7
ADP221ACBZ2828-R7
ADP221ACBZ-1818-R7
ADP221ACDZ-1818-R7
ADP220-2828-EVALZ
ADP221-2828-EVALZ
Temperature
Range
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
VOUT1/VOUT2
Output Voltage (V) 2
1.1/1.8
1.8/1.2
1.8/2.7
2.6/2.3
2.6/2.35
2.8/1.2
2.8/1.8
2.8/2.7
2.8/2.8
2.75/2.75
3.0/3.3
1.2/1.2
2.5/2.5
2.8/2.8
1.8/1.8
1.8/1.8
2.8/2.8
2.8/2.8
Package Description
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Wafer Level Chip Scale Package [WLCSP]
6-Ball Bumped Bare Die Sales [Bump Chip]
2.8 V/2.8 V Evaluation Board
2.8 V/2.8 V with Output Discharge Evaluation Board
1
Z = RoHS Compliant Part.
2
For additional voltage options, contact a local Analog Devices sales or distribution representative.
Rev. H | Page 18 of 20
Package
Option
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CB-6-2
CD-6-7
Branding
LFY
LEK
LEH
LGD
L9L
L8W
LEL
L8X
L8Y
L8Z
LH4
LLT
LLU
L90
LJ0
LJ0
Data Sheet
ADP220/ADP221
NOTES
Rev. H | Page 19 of 20
ADP220/ADP221
Data Sheet
NOTES
©2008–2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D07572-0-1/13(H)
Rev. H | Page 20 of 20
工商网监
湘ICP备2023018690号
