ADP5054-EVALZ User Guide
UG-816
One Technology Way • P.O. Box 9106 • Norwood, MA 02062-9106, U.S.A. • Tel: 781.329.4700 • Fax: 781.461.3113 • www.analog.com
Evaluation Board for the ADP5054 4-Channel Power Management Unit
FEATURES
GENERAL DESCRIPTION
Wide input voltage range: 4.5 V to 15.5 V
Full featured evaluation board for the ADP5054
Channel 1: programmable 2 A/4 A/6 A buck regulator
Channel 2: programmable 2 A/4 A/6 A buck regulator
Channel 3: 2.5 A sync buck regulator
Channel 4: 2.5 A sync buck regulator
Standalone operation capability
Cascading options for four buck regulators
Dedicated enable option for each channel
Mode option to select power savings mode (PSM) or forced
pulse width modulation (FPWM) operation
Programmable switching frequency from 250 kHz to 2 MHz
Frequency synchronization input or output
This user guide describes the evaluation of the ADP5054 and
includes detailed schematics and printed circuit board (PCB)
layouts.
The ADP5054 evaluation board combines four high performance
buck regulators in a 48-lead LFCSP package to meet the demanding performance and board space requirements. The ADP5054
evaluation board connects to high input voltages, up to 15 V
directly without any preregulators.
Full details on the device are provided in the ADP5054 data sheet,
and it is recommended that the data sheet be consulted in conjunction with this evaluation board user guide.
EQUIPMENT NEEDED
Input power source
Voltmeter
Ammeter
Load resistors or electrical load
12996-001
ADP5054 EVALUATION BOARD
Figure 1.
PLEASE SEE THE LAST PAGE FOR AN IMPORTANT
WARNING AND LEGAL TERMS AND CONDITIONS.
Rev. 0 | Page 1 of 13
UG-816
ADP5054-EVALZ User Guide
TABLE OF CONTENTS
Features .............................................................................................. 1
Modifying the Board .........................................................................7
Equipment Needed ........................................................................... 1
Setting the Buck Output Voltage (Channel 1 to Channel 4) ..7
General Description ......................................................................... 1
Buck External Resistor Divider Setting ......................................7
ADP5054 Evaluation Board ............................................................ 1
Changing the Switching Frequency ............................................7
Revision History ............................................................................... 2
Using the Evaluation Board............................................................. 3
Changing the Peak Current-Limit Threshold in
Channel 1/Channel 2 ....................................................................7
Powering Up the Evaluation Board ............................................ 3
Changing the Soft Start Time ......................................................7
Measuring Evaluation Board Performance ................................... 5
Configuring Channel 1/Channel 2 and Channel 3/Channel 4
as 2-Phase Parallel Outputs ..........................................................8
Measuring Buck Regulator Output Voltage Ripple.................. 5
Measuring Buck Switching Waveform.......................................... 5
Measuring Synchronization Input or Output ........................... 5
Measuring Buck Load Regulation .............................................. 6
Measuring Buck Line Regulation ............................................... 6
Evaluation Board Schematic and Artwork.....................................9
Ordering Information .................................................................... 12
Bill of Materials ........................................................................... 12
Related Links ................................................................................... 12
Measuring Buck Efficiency ......................................................... 6
Measuring Inductor Current ...................................................... 6
REVISION HISTORY
3/15—Revision 0: Initial Version
Rev. 0 | Page 2 of 13
ADP5054-EVALZ User Guide
UG-816
USING THE EVALUATION BOARD
POWERING UP THE EVALUATION BOARD
Input Power Source
The ADP5054 evaluation board is supplied fully assembled and
tested. Before applying power to the evaluation board, follow the
procedures in this section.
Before connecting the power source to the ADP5054 evaluation
board, turn the evaluation board off. If the input power source
includes a current meter, use that meter to monitor the input
current. Connect the positive terminal of the power source to the
PVIN1_4 terminal (J11) on the evaluation board, and the
negative terminal of the power source to the GND terminal
(J12) of the board. If the power source does not include a
current meter, connect a current meter in series with the input
source voltage. Connect the positive terminal of the power
source to the positive (+) lead of the current meter, the negative
terminal of the power source to the GND terminal (J12), and
the negative (−) lead of the current meter to the PVIN1_4
terminal (J11).
Enable Jumpers
Each channel has its own enable pin that must be pulled high to
enable that channel (see Table 1). Pull the enable pin low or
leave it floating to disable the channel.
The enable control for each regulator has a 0.811 V precision
enable threshold that allows the ADP5054 to be easily sequenced
between channels or other input/output supplies. The enable
control can also be used as a programmable undervoltage
lockout (UVLO) input by the resistor divider.
Output Load
Table 1. Channels of the Enable Pins
Channel
Channel 1: Buck
Pin
EN1
Enable Jumper
J-EN1
Channel 2: Buck
EN2
J-EN2
Channel 3: Buck
EN3
J-EN3
Channel 4: Buck
EN4
J-EN4
Turn the board off before connecting the load. Connect an electronic load or resistor to set the load current. If the load includes
an ammeter, or if the current is not measured, connect the load
directly to the evaluation board, with the positive (+) load connected to one of the channels. For example, connect Buck 1,
VOUT1 (J16), and the negative (−) load connection to GND (J15).
Description
0.8 V precision
enable
0.8 V precision
enable
0.8 V precision
enable
0.8 V precision
enable
Power Input Jumpers
Each channel except Channel 1 has its own power input jumper,
which allows the device to support separate input voltage or
cascaded options for all channels. Channel 1 input voltage is
tied to PVIN1_4 and does not need a jumper.
The power input for the buck regulators is 4.5 V to 15.5 V.
Shunt S1, S2, and S3 to allow the easy setup of Channel 2,
Channel 3, and Channel 4 using the same input voltage with
Channel 1 for the buck regulators.
Pin
PVIN2
PVIN3
PVIN4
Input Jumper
S1
S2
S3
Input and Output Voltmeters
Measure the input and output voltages with voltmeters. Ensure
that the voltmeters are connected to the appropriate evaluation
board terminals and not to the load or power sources.
If the voltmeters are not connected directly to the evaluation
board, the measured voltages are incorrect due to the voltage drop
across the leads and/or connections between the evaluation board,
the power source, and/or the load.
Table 2. Channels of Power Input Jumpers
Channel
Channel 2: Buck
Channel 3: Buck
Channel 4: Buck
If an ammeter is used, connect it in series with the load. Connect
the positive (+) ammeter terminal to the evaluation board for
Buck 1, VOUT1 (J16), the negative (−) ammeter terminal to the
positive (+) load terminal, and the negative (−) load terminal to
the evaluation board at GND (J15).
Input Range
4.5 V to 15.5 V
4.5 V to 15.5 V
4.5 V to 15.5 V
Jumper J-SYNC (SYNC/MODE)
The J-SYNC jumper (shown in Figure 1) connects the SYNC/
MODE pin of the device to either low or high.
Shunt the center contact of the J-SYNC jumper (SYNC/MODE)
to the left pin header so that the SYNC/MODE pin is pulled
high to VREG (5 V). This connection switches the buck
regulators into FPWM operation.
Connect the input voltage measuring voltmeter positive (+)
terminal to the evaluation board at PVIN1_4 (J11). Connect the
input voltage measuring voltmeter negative (−) terminal to the
evaluation board at GND (J12).
To measure the output voltage of Buck 1, connect the output
voltage measuring voltmeter positive (+) terminal to the
evaluation board at VOUT1 (J16). Connect the output voltage
measuring voltmeter negative (−) terminal to the evaluation
board at GND (J15).
Shunt the center contact of the J-SYNC jumper to the right pin
header to pull the SYNC/MODE pin low, which forces the buck
regulators to operate in automatic PWM/PSM operation.
Rev. 0 | Page 3 of 13
UG-816
ADP5054-EVALZ User Guide
Quick Start
After power-up, measure the following output voltages:
Ensure that the power source voltage for the buck regulators
(PVIN1, PVIN2, PVIN3, PVIN4) is 4.5 V to 15.5 V. Shunt the
S1, S2, and S3 jumpers to use the same input voltage for the
buck regulators. Use the J-EN1, J-EN2, J-EN3, J-EN4 jumpers
to enable or disable the desired channel.
VOUT1 = 1.2 V, supply up to a 6 A output load
VOUT2 = 1.8 V, supply up to a 6 A output load
VOUT3 = 1.5 V, supply up to a 2.5 A output load
VOUT4 = 3.3 V, supply up to a 2.5 A output load
Figure 2 shows the ADP5054 board connection diagram. When
the power source and load are connected to the evaluation board,
the board can be powered for operation. If the load is not enabled,
enable the load. Verify that the evaluation board is drawing the
proper current and that the output voltage maintains voltage
regulation.
POWER SUPPLY
EN3
SYNC/MODE
EN1
VOUT3
VOUT1
VOUT4
VOUT2
EN4
EN2
Figure 2. ADP5054 Board Connection Diagram
Rev. 0 | Page 4 of 13
12996-002
PVIN1_4 = 4.5V
TO 15.5V
ADP5054-EVALZ User Guide
UG-816
MEASURING EVALUATION BOARD PERFORMANCE
Typical PSM and FPWM switching waveforms are shown in
Figure 5 and Figure 6.
To observe the output voltage ripple of Buck 1, place an oscilloscope probe across the output capacitor (COUT_x) with the probe
ground lead at the negative (−) capacitor terminal and the probe
tip at the positive (+) capacitor terminal. Figure 3 shows the
typical output ripple waveform.
VOUT
2
Set the oscilloscope to ac, 10 mV/division, and 2 μs/division
time base, with the bandwidth (BW) set to 20 MHz to avoid
noise interfering with the measurements. To minimize
coupling, shorten the ground loop of the oscilloscope probe. A
good way of measuring the output voltage ripple is to solder a
wire to the negative (−) capacitor terminal and wrap it around
the barrel of the probe, while the tip directly connects to the
positive (+) capacitor terminal as shown in Figure 4.
SW
1
CH1 5V
CH2 50mV
B
W
M100µs
A CH1
11mV
12996-005
MEASURING BUCK REGULATOR OUTPUT
VOLTAGE RIPPLE
Figure 5. Typical PSM Waveform, VIN = 12 V, VOUT = 3.3 V, IOUT = 3 A,
fSW = 600 kHz, L = 4.7 μH, COUT = 47 μF × 2
T
VOUT
2
1
B
W
M2.00µs
A CH1
800µV
1
Figure 3. Output Ripple, VIN = 12 V, VOUT = 1.2 V, L = 1 μH, COUT = 47 μF × 2,
fSW = 600 kHz, FPWM Mode
CH1 5V
CH2 10mV
B
W
M1.0µs
A CH1
7.40V
12996-006
CH1 10mV
12996-003
SW
Figure 6. Typical FPWM Mode Waveform, VIN = 12 V, VOUT = 3.3 V,
IOUT = 3 A, fSW = 600 kHz, L = 4.7 μH, COUT = 47 μF × 2
MEASURING SYNCHRONIZATION INPUT OR
OUTPUT
The SYNC/MODE pin can be configured as the clock output by
setting the CFG34 pin. A clock is generated at the SYNC/MODE
pin with the frequency equal to the internal frequency set by the
RT pin.
12996-004
When the SYNC/MODE pin is configured as the input, the
ADP5054 can be synchronized to an external clock applied to
the SYNC/MODE pin. The internal clock set by the RT pin
must be programmed close to the external clock.
Figure 4. Measuring the Output Voltage Ripple
MEASURING BUCK SWITCHING WAVEFORM
To observe the switching waveform with an oscilloscope, place
the oscilloscope probe tip at the end of the inductor with the
probe ground at GND. Set the oscilloscope to dc, 5 V/division,
and 1 μs/division time base.
When the SYNC/MODE pin is set to high, the buck regulators
operate in FPWM mode. When the SYNC/MODE pin is set to
low, the buck regulators operate in PSM, which improves the
light load efficiency.
Rev. 0 | Page 5 of 13
UG-816
ADP5054-EVALZ User Guide
MEASURING BUCK LOAD REGULATION
MEASURING BUCK EFFICIENCY
Test the buck load regulation by increasing the load at the
output and examining the change in output voltage. The input
voltage must be held constant during this measurement. To
minimize voltage drop, use short, low resistance wires, especially
for loads approaching maximum current. Typical buck load
regulation is shown in Figure 7.
Measure the efficiency, η, by comparing the input power with
the output power.
1.220
η
VOUT I OUT
VIN I IN
Measure the input and output voltages as close as possible to the
input and output capacitors to reduce the effect of IR drops.
100
1.215
80
1.205
70
EFFICIENCY (%)
1.200
1.195
1.190
VOUT = 1.2V FPWM
VOUT = 1.8V FPWM
VOUT = 3.3V FPWM
VOUT = 1.2V PSM
VOUT = 1.8V PSM
VOUT = 3.3V PSM
1
2
3
4
5
6
12996-007
10
0
0
0.01
To measure the buck line regulation, vary the input voltage and
examine the change in the output voltage. Typical buck line
regulation is shown in Figure 8.
1.220
Measure the inductor current by removing one end of the inductor
from its pad and connecting a current loop in series. A current
probe can be connected to this wire.
1.210
1.205
1.200
1.195
1.190
10
13
16
12996-008
1.185
VIN (V)
10
MEASURING INDUCTOR CURRENT
1.215
7
1
Figure 9. Buck 1/Buck 2 Efficiency, VIN = 12 V, fSW = 600 kHz,
MOSFET = SI7232DN, PSM and FPWM Mode
MEASURING BUCK LINE REGULATION
4
0.1
IOUT (A)
Figure 7. Buck Load Regulation
OUTPUT VOLTAGE (V)
40
20
IOUT (A)
1.180
50
30
1.185
1.180
60
12996-009
OUTPUT VOLTAGE (V)
90
1.210
Figure 8. Buck Line Regulation
Rev. 0 | Page 6 of 13
ADP5054-EVALZ User Guide
UG-816
MODIFYING THE BOARD
SETTING THE BUCK OUTPUT VOLTAGE
(CHANNEL 1 TO CHANNEL 4)
2200
The buck output voltage is set through external resistor dividers,
shown in Figure 10 for Buck 1. The output voltage can be factory
programmed to default values, as indicated in the ADP5054
data sheet. Connect FB1 to the top of the capacitor on VOUT1 by
placing a 0 Ω resistor on RTOP.
1800
In the output adjustable version, the equation for the output
voltage setting is
0
30
60
90
Figure 11. Switching Frequency vs. R3 Resistor at RT Pin
Program the external resistors on the CFG12 and CFG34 pins to
set the channel switching frequency to half.
When the switching frequency is changed, the values of the
inductors, the output capacitors, and the compensation networks
must be recalculated and changed for stable operation. See the
ADP5054 data sheet for more details on external components
selection.
RTOP
CHANGING THE PEAK CURRENT-LIMIT
THRESHOLD IN CHANNEL 1/CHANNEL 2
RBOT
The peak current limit of the ADP5054 evaluation board in
Channel 1 and Channel 2 is set to 10.4 A.
12996-010
FB1
Figure 10. Buck 1 External Output Voltage Setting
When the output voltage of the bucks is changed, the values of
inductors, the output capacitors, and the compensation networks
must be recalculated and changed for stable operation. See the
ADP5054 data sheet for more details on external components
selection.
BUCK EXTERNAL RESISTOR DIVIDER SETTING
The ADP5054 evaluation board is supplied with the resistor
divider for a target output voltage. Varying the resistor values of
the resistor divider networks varies the output voltage accordingly.
Table 3 shows the external resistor dividers for each channel.
Table 3. External Resistor Dividers in Each Channel
Buck 1
R2
R28
800
R3 RESISTOR AT RT PIN (kΩ)
VOUT1
SW1
Resistor Divider
RTOP
RBOT
1000
200
BST1
GND
1200
400
The VREF voltage (FB1, FB2, FB3, FB4) for the buck regulators is
0.800 V in the adjustable version.
BUCK 1
1400
600
where:
VOUT is the output voltage.
VREF is the 0.8 V feedback reference voltage.
RTOP is the feedback resistor from VOUT to FB.
RBOT is the feedback resistor from FB to ground.
PVIN1
1600
Buck 2
R4
R29
Buck 3
R6
R31
12996-011
VOUT
R
V REF 1 TOP
R BOT
FREQUENCY (kHz)
2000
Buck 4
R5
R30
CHANGING THE SWITCHING FREQUENCY
To change the peak current-limit threshold, replace the R8 resistor
for Channel 1 (R7 for Channel 2) with a different value, as
shown in Table 4. The programmable current-limit threshold
feature allows the use of a small sized inductor for low current
applications.
Table 4. Load Capability Settings on Channel 1 and Channel 2
RILIM1/RILIM2
Floating
47 kΩ
22 kΩ
IOUT in Channel 1/Channel 2
4 A, with 6.9 A typical peak current limit
2 A, with 3.8 A typical peak current limit
6 A, with 10.4 A typical peak current limit
CHANGING THE SOFT START TIME
The soft start time of the ADP5054 on the evaluation board is
programmed to be 2 ms for the buck regulators. To program a
different soft start time, replace Resistors R16 and R39 for
Channel 1 and Channel 2, respectively, and/or Resistors R40
and R18 for Channel 3 and Channel 4, respectively. See the
ADP5054 data sheet for more details.
The switching frequency of the ADP5054 evaluation board is
programmed to be 600 kHz. To change the switching frequency,
replace the R3 resistor at the RT pin with a different value, as
shown in Figure 11.
Rev. 0 | Page 7 of 13
UG-816
ADP5054-EVALZ User Guide
To configure Channel 3/Channel 4 as a 2-phase parallel output,
the following steps are required:
CONFIGURING CHANNEL 1/CHANNEL 2 AND
CHANNEL 3/CHANNEL 4 AS 2-PHASE PARALLEL
OUTPUTS
1.
2.
Channel 1 and Channel 2 are programmed as individual
outputs in the ADP5054 evaluation board. Channel 3 and
Chanel 4 can be configured as individual outputs as well.
To configure Channel 1/Channel 2 as a 2-phase parallel output,
the following steps are required:
1.
2.
3.
4.
5.
6.
7.
Short the S4 jumper.
Change R39 = 400 kΩ and R16 = 300 kΩ (or R39 = 500 kΩ
and R16 = 200 kΩ, or R39 = 600 kΩ and R16 = 100 kΩ) in
the CFG12 pin setting.
Remove R17 and C8 from the COMP2 pin.
Remove R4, and replace R29 with 0 Ω on the FB2 pin.
Shunt the J-EN2 jumper to low.
Use the FB1 pin (R2 and R28) to set the output voltage.
Use the J-EN1 jumper (EN1 pin) to enable or disable the
regulator.
3.
4.
5.
6.
7.
Short the S5 jumper.
Change R40 = 300 kΩ and R18 = 400 kΩ (or R40 = 400 kΩ
and R18 = 300 kΩ, or R40 = 500 kΩ and R18 = 200 kΩ) in
the CFG34 pin setting.
Remove R20 and C10 from the COMP4 pin.
Remove R5, and replace R30 with 0 Ω on the FB4 pin.
Shunt the J-EN4 jumper to low.
Use the FB3 pin (R6 and R31) to set the output voltage.
Use the J-EN3 jumper (EN3 pin) to enable or disable the
regulator.
During the parallel configuration, the input voltage and the
current-limit threshold for both channels are the same, and
FPWM operation on Channel 1, Channel 2, Channel 3, and
Channel 4 is recommended. See the ADP5054 data sheet for
more details on configuring as a 2-phase parallel output.
Rev. 0 | Page 8 of 13
J-EN4
2 EN4
VREG
J-EN3
2
PVIN4
CIN_4
10uF
C0805std
PVIN3
CIN_3
10uF
C0805std
CIN_2
10uF
C0805
J-EN2
2
PVIN2
PVIN1_4
CIN_1
10uF
C0805
S3 S2 S1
VREG
VREG
J-EN1
2
VREG
VREG
GND
PVIN1_4
J12
1
3
Short-Pad
1
3
1
3
1
3
1
NC
0ohm
C10
3nF
R20
32.4k
VREG R40 NC
R19
C9
r0402
R18
15k
R17
3nF
10k
C8
r0402
R39
R12
7.5k
3n
R16 0ohm
VREG
C7
3nF
C2
PAD
14
15
7
13
48
47
6
21
20
22
23
24
18
39
40
36
37
38
AGND
EN4
COMP4
PVIN4
CFG34
EN3
COMP3
PVIN3
EN2
COMP2
PVIN2a
PVIN2b
PVIN2c
CFG12
EN1
COMP1
PVIN1a
PVIN1b
PVIN1c
TP11
TP10
TP9
CH4:BUCK
CH3:BUCK
CH2:BUCK
CH1:BUCK
FB1
32
30
8
SW4a 9
SW4b
16
FB4
10
PGND4a 11
PGND4b
17
PWRGD
BST4
12
1
19
BST3
4
SW3a 5
SW3b
46
FB3
2
PGND3a 3
PGND3b
FB2
29
DL2
27
SW2a 26
SW2b 25
SW2c
28
BST2
PGND
33
SW1a 34
SW1b 35
SW1c
31
DL1
BST1
41
U1 ADP5054 (PACKWOOD2)
VREG
1uF
45
44
VDD
VREG
INTLDO
OSC SYNC/MODE
43
42
1uF
VDD
RT
C14
1
VREG
1
32.4k
C5 0.1uF
SW1
4.99k
10k
Dual NFETs
SO-8/PowerSO-8
8
S1
D1a 7
G1 U2 D1b 6
S2
D2a 5
G2
D2b
31.6k
R5
L2
1.2uH
3.3uH
L4 3.3uH
D2
LED
R26
10K
S5
S4
J-SYNC
XAL5030-122ME
5.3mm x 5.5mm
XAL4030-332ME
4mm x 4mm
VREG
8.66k
10k
R6
R31
L1 1.2uH
2
3
XAL5030-122ME
5.3mm x 5.5mm
XAL4030-332ME
4mm x 4mm
L3
12.4k
R29 10k
R4
R30 10k
PWRGD_A0
SW4
SW3
1
2
3
4
R2
R28
SI4204, 6mohm, 14.5nC
BSC072N03, 7.2mohm, 7.2nC
G2
G1
22k
SW2
22k
C4 0.1uF
C3 0.1uF
R7
R8
C1 0.1uF
R3
600KHz
SYNC_MODE
1
VREG
Short-Pad
Short-Pad
4.5V to 15V
1
Rev. 0 | Page 9 of 13
1
Figure 12. ADP5054 Evaluation Board Schematic
COUT_6
47uF
C1206
VOUT2
COUT_2
47uF
C1206
VOUT1
COUT_7
47uF
C1206
VOUT1
J17
J18
COUT_8
47uF
NC
GND
VOUT2
J15
COUT_4 J16
47uF
NC
GND
1.8V@6A
COUT_3
47uF
C1206
1.2V@6A
VOUT4
COUT_13 COUT_14
47uF
47uF
C0806
C0805
VOUT4
J21
COUT_15 COUT_16J22
47uF
47uF
NC
NC
GND
3.3V@2.5A
J19
VOUT3
1.5V@2.5A
VOUT3
COUT_9 COUT_10 COUT_11 COUT_12 J20
47uF
47uF
47uF
47uF
C0805
NC
NC
C0805
GND
COUT_5
47uF
C1206
COUT_1
47uF
C1206
12996-012
J11
ADP5054-EVALZ User Guide
UG-816
EVALUATION BOARD SCHEMATIC AND ARTWORK
ADP5054-EVALZ User Guide
12996-013
UG-816
12996-014
Figure 13. ADP5054 Evaluation Board Recommended Layout, Top Layer
Figure 14. ADP5054 Evaluation Board Recommended Layout, Layer 2
Rev. 0 | Page 10 of 13
UG-816
12996-015
ADP5054-EVALZ User Guide
12996-016
Figure 15. ADP5054 Evaluation Board Recommended Layout, Layer 3
Figure 16. ADP5054 Evaluation Board Recommended Layout, Bottom Layer
Rev. 0 | Page 11 of 13
UG-816
ADP5054-EVALZ User Guide
ORDERING INFORMATION
BILL OF MATERIALS
Table 5.
Qty
1
Reference Designator
U1
Description
Micropower management unit
1
U2
4
CIN_1, CIN_2, CIN_3, CIN_4
6
1
1
1
1
5
COUT_1, COUT_2, COUT_3, COUT_5,
COUT_6, COUT_8
COUT_9, COUT_10, COUT_13,
COUT_14
L1
L2
L3
L4
C1, C3, C4, C5
4
C2, C14
2
C7, C8
2
C9, C10
1
1
1
1
1
2
1
2
1
2
2
5
15
R2
R3
R4
R5
R6
R7, R8
R17
R12, R15
R20
R39, R40
D2
J-EN1, J-EN2, J-EN3, J-EN4, J-SYNC
J11, J12, J15, J16, J17, J18, J19, J20, J21,
J22, S1, S2, S3, S4, S5
TP9, TP10, TP11, VREG, PWRGD_A0
COUT_4, COUT_11, COUT_12,
COUT_15, COUT_7, COUT_16
Dual metal oxide semiconductor field
effect transistors, 7.2 mΩ
Multilayer ceramic chip capacitor, 10 μF,
25 V, 0805
Multilayer ceramic chip capacitor, 47 μF,
6.3 V, 0805
Multilayer ceramic chip capacitor, 47 μF,
6.3 V, 0805
Inductor, 1.2 μH, 12.5 A
Inductor, 1.2 μH, 12.5 A
Inductor, 3.3 μH, 5.5 A
Inductor, 3.3 μH, 5.5 A
Multilayer ceramic chip capacitor, 0.1 μF,
16 V, 0402
Multilayer ceramic chip capacitor, 1 μF,
6.3 V, 0402
Multilayer ceramic chip capacitor, 1 nF,
50 V, 0402
Multilayer ceramic chip capacitor, 2.7 nF,
50 V, 0402
Resistor, 4.99 kΩ, 1%, 0402
Resistor, 32.4 kΩ, 1%, 0402
Resistor, 12.4 kΩ, 1%, 0402
Resistor, 31.2 kΩ, 1%, 0402
Resistor, 8.75 kΩ, 1%, 0402
Resistor, 22 kΩ, 1%, 0402
Resistor, 20 kΩ, 1%, 0402
Resistor, 10 kΩ, 1%, 0603
Resistor, 51 kΩ, 1%, 0402
Resistor, 0 Ω, 1%, 0402
LED, 0603
3-pin header
2-pin header
2
8
6
Test point, 1206
No assembly
RELATED LINKS
Resource
ADP5054
Description
4-channel integrated power solution with quad buck regulator
Rev. 0 | Page 12 of 13
Manufacturer
Analog Devices,
Inc.
Infineon
Part Number
ADP5054
Murata
GRM219R61E106KA12L
Murata
GRM21BR60J476ME15
Murata
GRM21BR60J476ME15
Coilcraft
Coilcraft
Coilcraft
Coilcraft
Murata
XAL5030-122ME
XAL5030-122ME
XAL4030-332ME
XAL4030-332ME
GRM155R71C104KA88D
Murata
GRM155R60J105KE19D
Murata
GRM155R61H102KA01D
Murata
GRM2165C1H272JA01D
Panasonic
Panasonic
Vishay
Vishay
Panasonic
Panasonic
Panasonic
Vishay
Panasonic
Panasonic
Panasonic
Samtec
Samtec
ERJ-2RKF4991X
ERJ-2RKF2322X
CRCW040231K6F
CRCW040252K3F
ERJ-2RKF1242X
ERJ-2GEJ223X
ERJ-2RKF2002X
CRCW060310K0F
ERJ-2RKF2402
ERJ-2GE0R00X
LNJ208R8ARA
TSW-103-08-G-S
TSW-150-07-T-S
MAC8
No assembly
HK-1-G
No assembly
BSC072N03
ADP5054-EVALZ User Guide
UG-816
NOTES
ESD Caution
ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection
circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.
Legal Terms and Conditions
By using the evaluation board discussed herein (together with any tools, components documentation or support materials, the “Evaluation Board”), you are agreeing to be bound by the terms and conditions
set forth below (“Agreement”) unless you have purchased the Evaluation Board, in which case the Analog Devices Standard Terms and Conditions of Sale shall govern. Do not use the Evaluation Board until you
have read and agreed to the Agreement. Your use of the Evaluation Board shall signify your acceptance of the Agreement. This Agreement is made by and between you (“Customer”) and Analog Devices, Inc.
(“ADI”), with its principal place of business at One Technology Way, Norwood, MA 02062, USA. Subject to the terms and conditions of the Agreement, ADI hereby grants to Customer a free, limited, personal,
temporary, non-exclusive, non-sublicensable, non-transferable license to use the Evaluation Board FOR EVALUATION PURPOSES ONLY. Customer understands and agrees that the Evaluation Board is provided
for the sole and exclusive purpose referenced above, and agrees not to use the Evaluation Board for any other purpose. Furthermore, the license granted is expressly made subject to the following additional
limitations: Customer shall not (i) rent, lease, display, sell, transfer, assign, sublicense, or distribute the Evaluation Board; and (ii) permit any Third Party to access the Evaluation Board. As used herein, the term
“Third Party” includes any entity other than ADI, Customer, their employees, affiliates and in-house consultants. The Evaluation Board is NOT sold to Customer; all rights not expressly granted herein, including
ownership of the Evaluation Board, are reserved by ADI. CONFIDENTIALITY. This Agreement and the Evaluation Board shall all be considered the confidential and proprietary information of ADI. Customer may
not disclose or transfer any portion of the Evaluation Board to any other party for any reason. Upon discontinuation of use of the Evaluation Board or termination of this Agreement, Customer agrees to
promptly return the Evaluation Board to ADI. ADDITIONAL RESTRICTIONS. Customer may not disassemble, decompile or reverse engineer chips on the Evaluation Board. Customer shall inform ADI of any
occurred damages or any modifications or alterations it makes to the Evaluation Board, including but not limited to soldering or any other activity that affects the material content of the Evaluation Board.
Modifications to the Evaluation Board must comply with applicable law, including but not limited to the RoHS Directive. TERMINATION. ADI may terminate this Agreement at any time upon giving written notice
to Customer. Customer agrees to return to ADI the Evaluation Board at that time. LIMITATION OF LIABILITY. THE EVALUATION BOARD PROVIDED HEREUNDER IS PROVIDED “AS IS” AND ADI MAKES NO
WARRANTIES OR REPRESENTATIONS OF ANY KIND WITH RESPECT TO IT. ADI SPECIFICALLY DISCLAIMS ANY REPRESENTATIONS, ENDORSEMENTS, GUARANTEES, OR WARRANTIES, EXPRESS OR IMPLIED, RELATED
TO THE EVALUATION BOARD INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, TITLE, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT OF INTELLECTUAL
PROPERTY RIGHTS. IN NO EVENT WILL ADI AND ITS LICENSORS BE LIABLE FOR ANY INCIDENTAL, SPECIAL, INDIRECT, OR CONSEQUENTIAL DAMAGES RESULTING FROM CUSTOMER’S POSSESSION OR USE OF
THE EVALUATION BOARD, INCLUDING BUT NOT LIMITED TO LOST PROFITS, DELAY COSTS, LABOR COSTS OR LOSS OF GOODWILL. ADI’S TOTAL LIABILITY FROM ANY AND ALL CAUSES SHALL BE LIMITED TO THE
AMOUNT OF ONE HUNDRED US DOLLARS ($100.00). EXPORT. Customer agrees that it will not directly or indirectly export the Evaluation Board to another country, and that it will comply with all applicable
United States federal laws and regulations relating to exports. GOVERNING LAW. This Agreement shall be governed by and construed in accordance with the substantive laws of the Commonwealth of
Massachusetts (excluding conflict of law rules). Any legal action regarding this Agreement will be heard in the state or federal courts having jurisdiction in Suffolk County, Massachusetts, and Customer hereby
submits to the personal jurisdiction and venue of such courts. The United Nations Convention on Contracts for the International Sale of Goods shall not apply to this Agreement and is expressly disclaimed.
©2015 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
UG12996-0-3/15(0)
Rev. 0 | Page 13 of 13
工商网监
湘ICP备2023018690号
