FEATURES
TYPICAL APPLICATION CIRCUIT
Input supply voltage range: 2.15 V to 6.50 V
Operates down to 2.00 V
Ultralow 240 nA quiescent current with no load
Selectable output voltages of 1.2 V to 3.6 V, or 0.8 V to 5.0 V
±1.5% output accuracy over the full temperature range in
pulse-width modulation (PWM) mode
Selectable hysteresis mode or PWM operation mode
Output current
Up to 50 mA in hysteresis mode
Up to 500 mA in PWM mode
VINOK flag to monitor input battery voltage
100% duty cycle operation mode
2 MHz switching frequency with optional synchronization
input from 1.5 MHz to 2.5 MHz
Quick output discharge (QOD) option
UVLO, OCP, and TSD protection
9-ball, 1.65 mm × 1.87 mm WLCSP
Junction temperature: −40°C to +125°C
VIN =
2.15V TO 6.50V
2.2µH
PVIN
10µF
SW
ADP5303
10µF
(WLCSP-9)
ON
EN
OFF
PWM
HYS
VOUT
PGND
SYNC/
MODE
FB
VINOK
VID
AGND
VID0: 1.2V
VID1: 1.5V
VID2: 1.8V
VID3: 2.0V
R0 VID4: 2.1V
VID5: 2.2V
VID6: 2.3V
VID7: 2.4V
VID8: 2.5V
VID9: 2.6V
VID10: 2.7V
VID11: 2.8V
VID12: 2.9V
VID13: 3.0V
VID14: 3.3V
VID15: 3.6V
13444-001
Data Sheet
50 mA/500 mA, Ultralow Power Step-Down
Regulator With Battery Voltage Monitor
ADP5303
Figure 1.
APPLICATIONS
Energy (gas, water) metering
Portable and battery-powered equipment
Medical applications
Keep-alive power supply
GENERAL DESCRIPTION
The ADP5303 is high efficiency, ultralow quiescent current
step-down regulator that draws only 240 nA quiescent current
to regulate the output at no load.
The ADP5303 runs from an input voltage of 2.15 V to 6.50 V,
allowing the use of multiple alkaline or NiMH cells, Li-Ion cells,
or other power sources. The output voltage is selectable from 0.8 V
to 5.0 V by an external VID resistor and a factory fuse. The
total solution requires only four tiny external components.
The ADP5303 can operate between hysteresis mode and PWM
mode via the SYNC/MODE pin. In hysteresis mode, the regulator
achieves excellent efficiency at less than 1 mW and provides up
to 50 mA of output current. In PWM mode, the regulator
produces a lower output ripple and supplies up to 500 mA of
output current. The flexible configuration capability during
operation of the device enables very efficient power management
to meet both long battery life and low system noise requirements.
Rev. B
The ADP5303 integrates an ultralow power comparator with a
factory programmable voltage reference to monitor the input
battery voltage. The regulator runs at a 2 MHz switching frequency
in PWM mode and the SYNC/MODE pin can be synchronized
to an external clock from 1.5 MHz to 2.5 MHz.
Other key features in the ADP5303 include separate enabling,
QOD, and safety features such as overcurrent protection (OCP),
thermal shutdown (TSD), and input undervoltage
lockout (UVLO).
The ADP5303 is available in 9-ball, 1.65 mm × 1.87 mm
WLCSP package rated for the −40°C to +125°C junction
temperature range.
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015–2019 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADP5303
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Short-Circuit Protection............................................................ 15
Applications ....................................................................................... 1
Soft Start ...................................................................................... 15
Typical Application Circuit ............................................................. 1
Startup with Precharged Output .............................................. 15
General Description ......................................................................... 1
100% Duty Cycle Operation ..................................................... 15
Revision History ............................................................................... 2
Active Discharge ......................................................................... 15
Detailed Functional Block Diagram .............................................. 3
VINOK Function........................................................................ 15
Specifications..................................................................................... 4
Thermal Shutdown .................................................................... 15
Absolute Maximum Ratings ............................................................ 6
Applications Information .............................................................. 16
Thermal Resistance ...................................................................... 6
External Component Selection ................................................ 16
ESD Caution .................................................................................. 6
Selecting the Inductor ................................................................ 16
Pin Configuration and Function Descriptions ............................. 7
Output Capacitor........................................................................ 16
Typical Performance Characteristics ............................................. 8
Input Capacitor ........................................................................... 17
Theory of Operation ...................................................................... 14
Efficiency ..................................................................................... 17
Buck Regulator Operational Modes......................................... 14
Printed Circuit Board Layout Recommendations ................. 18
Oscillator and Synchronization ................................................ 14
Typical Application Circuits ......................................................... 19
Adjustable and Fixed Output Voltages .................................... 14
Factory Programmable Options ................................................... 20
Undervoltage Lockout (UVLO) ............................................... 15
Outline Dimensions ....................................................................... 21
Enable/Disable ............................................................................ 15
Ordering Guide .......................................................................... 21
Current Limit .............................................................................. 15
REVISION HISTORY
3/2019—Rev. A to Rev. B
Changes to Adjustable and Fixed Output Voltages Section ...... 14
Changes to Table 8, Table 9, Table 10, and Table 11 .................. 20
Changes to Ordering Guide .......................................................... 21
Change to SYNC Clock Range Parameter, Table 1 .......................4
Change to Table 4 ..............................................................................7
Change to Oscillator and Synchronization Section ................... 14
Changes to Table 8.......................................................................... 20
6/2016—Rev. 0 to Rev. A
Change to Features Section and General Description
Section ................................................................................................ 1
10/2015—Revision 0: Initial Version
Rev. B | Page 2 of 21
Data Sheet
ADP5303
DETAILED FUNCTIONAL BLOCK DIAGRAM
VINOK
PVIN
PVIN
VINOK_TH
DRIVER
ILIM_PWM
PVIN
SW
ILIM_HYS
–0.6A(PWM)
0A(HYS)
CONTROL
LOGIC
PVIN
PWM
DRIVER
Σ
SLOPE
COMPENSATION
PGND
STANDBY
0.808V
0.8V
FB
INTERNAL
FEEDBACK
RESISTOR
DIVIDER
0.8V
V TO I
VID
MODE
1.2V
0.4V
SOFT
START
EN
PVIN
UVLO
AGND
BAND GAP BIAS
AND
HOUSEKEEPING
2.06V
2.00V
SYNC/
MODE
SYNC
KEEP ALIVE BLOCK
2MHz
OSC
MODE
Figure 2. Detailed Functional Block Diagram
Rev. B | Page 3 of 21
ADP5303
13444-002
1.2V
0.4V
ADP5303
Data Sheet
SPECIFICATIONS
VIN = 3.6 V, VOUT = 2.5 V, TJ = −40°C to +125°C for minimum and maximum specifications, and TA = 25°C for typical specifications,
unless otherwise noted.
Table 1.
Parameter
INPUT SUPPLY VOLTAGE RANGE
SHUTDOWN CURRENT
Symbol
VIN
ISHUTDOWN
QUIESCENT CURRENT
Operating Quiescent Current in Hysteresis
Mode
IQ_HYS
Min
2.15
Typ
Unit
V
nA
nA
Test Conditions/Comments
18
18
Max
6.50
40
130
240
360
nA
−40°C ≤ TJ ≤ +85°C
240
640
520
1500
nA
nA
−40°C ≤ TJ ≤ +125°C
100% duty cycle operation, VIN = 3.0 V,
VOUT set to 3.3 V
425
630
µA
2.06
2.00
2.14
V
V
2.0
0.3
2.3
MHz
V
2.5
MHz
V
V
ns
Operating Quiescent Current in PWM Mode
UNDERVOLTAGE LOCKOUT
UVLO Threshold
Rising
Falling
OSCILLATOR CIRCUIT
Switching Frequency in PWM Mode
Feedback (FB) Threshold of Frequency Fold
SYNCHRONIZATION THRESHOLD 1
SYNC Clock Range
SYNC High Level Threshold
SYNC Low Level Threshold
SYNC Duty Cycle Range
IQ_PWM
UVLO
SYNC/MODE Leakage Current
MODE TRANSITION
Transition Delay from Hysteresis Mode to
PWM Mode
EN PIN
Input Voltage Threshold
High
Low
Input Leakage Current
FB PIN
Output Options by VID Resistor
PWM Mode
Fixed VID Code Voltage Accuracy
ISYNC_LEAKAGE
50
tHYS_TO_PWM
20
VUVLO_RISING
VUVLO_FALLING
1.90
fSW
VOSC_FOLD
1.7
SYNCCLOCK
SYNCHIGH
SYNCLOW
SYNCDUTY
1.5
1.2
100
1.2
VOUT_OPT
nA
VSYNC/MODE = 3.6 V
Clock
cycles
SYNC/MODE goes logic high from
logic low
0.4
25
V
V
nA
0.8
5.0
V
0.8 V to 5.0 V in various factory options
VFB_PWM_FIX
−0.6
+0.6
%
Adjustable VID Code Voltage Accuracy
VFB_PWM_ADJ
−1.2
−1.5
+1.2
+1.5
%
%
TJ = 25°C, output voltage setting via
factory fuse
−40°C ≤ TJ ≤ +125°C
Output voltage setting via the VID
resistor
Hysteresis Mode
Fixed VID Code Threshold Accuracy from
Active Mode to Standby Mode
VFB_HYS_FIX
−0.75
+0.75
%
TJ = 25°C
VFB_HYS_ADJ
−2.5
−3
+2.5
+3
%
%
−40°C ≤ TJ ≤ +125°C
−40°C ≤ TJ ≤ +125°C
Adjustable VID Code Threshold Accuracy
from Active Mode to Standby Mode
VIH
VIL
IEN_LEAKAGE
0.4
1/fSW −
150
150
VEN = 0 V, −40°C ≤ TJ ≤ +85°C
VEN = 0 V, −40°C ≤ TJ ≤ +125°C
Rev. B | Page 4 of 21
Data Sheet
Parameter
Hysteresis of Threshold Accuracy from
Active Mode to Standby Mode
Feedback Bias Current
SW PIN
High-Side Power FET On Resistance
Low-Side Power FET On Resistance
Current-Limit in PWM Mode
Peak Current in Hysteresis Mode
Minimum On Time
VINOK PIN
VINOK Monitor Threshold Range
VINOK Monitor Accuracy
VINOK Monitor Threshold Hysteresis
VINOK Rising Delay
VINOK Falling Delay
Leakage Current for VINOK Pin
Output Low Voltage for VINOK Pin
SOFT START
Default Soft Start Time
Start-Up Delay
COUT DISCHARGE SWITCH ON RESISTANCE
THERMAL SHUTDOWN
Threshold
Hysteresis
1
ADP5303
Symbol
VFB_HYS (HYS)
Typ
1
Max
Unit
%
Test Conditions/Comments
IFB
66
25
95
45
nA
nA
Output Option 0, VOUT = 2.5 V
Output Option 1, VOUT = 1.3 V
RDS (ON) H
RDS (ON) L
ILIM_PWM
ILIM_HYS
tMIN_ON
386
299
1000
265
40
520
470
1200
mΩ
mΩ
mA
mA
ns
Pin to pin measurement
Pin to pin measurement
SYNC/MODE = high
SYNC/MODE = low
V
%
%
%
µs
µs
µA
mV
Factory programmable
TJ = 25°C
−40°C ≤ TJ ≤ +125°C
Factory trim, 1 bit (350 µs, 2800 µs)
Delay from the EN pin being pulled high
VVINOK(RISE)
Min
800
2.05
−1.5
−3
70
5.15
+1.5
+3
VVINOK(HYS)
tVINOK_RISE
tVINOK_FALL
IVINOK_LEAKAGE
VVINOK_LOW
1.5
190
130
0.1
50
tSS
tSTART_DELAY
RDIS
350
2
290
µs
ms
Ω
TSHDN
THYS
142
127
°C
°C
SYNC refers to the synchronization function of the multifunction SYNC/MODE pin only.
Rev. B | Page 5 of 21
1
100
IVINOK = 100 µA
ADP5303
Data Sheet
ABSOLUTE MAXIMUM RATINGS
THERMAL RESISTANCE
Table 2.
Parameter
PVIN to PGND
SW to PGND
FB to AGND
VID to AGND
EN to AGND
VINOK to AGND
SYNC/MODE to AGND
PGND to AGND
Storage Temperate Range
Operational Junction Temperature Range
Rating
−0.3 V to +7 V
−0.3 V to PVIN + 0.3 V
−0.3 V to +7 V
−0.3 V to +7 V
−0.3 V to +7 V
−0.3 V to +7 V
−0.3 V to +7 V
−0.3 V to +0.3 V
−65°C to +150°C
−40°C to +125°C
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 3. Thermal Resistance
Package Type
9-Ball, 1.5 mm × 1.5 mm WLCSP
ESD CAUTION
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
Rev. B | Page 6 of 21
θJA
132
Unit
°C/W
Data Sheet
ADP5303
A1
A2
A3
SW
PVIN
EN
ADP5303
B1
B2
B3
PGND
AGND
SYNC/
MODE
C1
C2
C3
VINOK
FB
VID
13444-003
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 3. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
A1
A2
A3
B1
B2
B3
Mnemonic
SW
PVIN
EN
PGND
AGND
SYNC/MODE
C1
C2
C3
VINOK
FB
VID
Description
Switching Node Output for the Regulator.
Power Input for the Regulator.
Enable Input for the Regulator. Set this pin to logic low to disable the regulator.
Power Ground.
Analog Ground.
Synchronization Input Pin (SYNC). To synchronize the switching frequency of the device to an external
clock, connect this pin to an external clock with a frequency from 1.5 MHz to 2.5 MHz.
PWM or Hysteresis Mode Selection Pin (MODE). When this pin is logic high, the regulator operates in PWM
mode. When this pin is logic low, the regulator operates in hysteresis mode.
Output Power-Good Signal. This open-drain output is the power-good signal for the input voltage.
Feedback Sensing Input for the Regulator.
Voltage Configuration Pin. Connect an external resistor (RVID) from this pin to ground to configure the
output voltage of the regulator (see Table 5).
Rev. B | Page 7 of 21
ADP5303
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
VIN = 3.6 V, VOUT = 2.5 V, L1 = 2.2 µH, CIN = COUT = 10 µF, fSW = 2 MHz, TA = 25°C, unless otherwise noted.
100
100
90
90
60
VIN = 2.5V
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
50
40
0.01
0.1
1
LOAD CURRENT (mA)
10
40
0.001
0.01
0.1
1
LOAD CURRENT (mA)
10
Figure 7. Hysteresis Efficiency vs. Load Current, VOUT = 1.5 V
100
100
90
90
EFFICIENCY (%)
80
70
VIN = 2.5V
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
60
50
0.01
0.1
1
LOAD CURRENT (mA)
10
80
70
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
60
50
0.001
13444-005
EFFICIENCY (%)
VIN = 2.5V
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
60
50
Figure 4. Hysteresis Efficiency vs. Load Current, VOUT = 1.2 V
40
0.001
70
Figure 5. Hysteresis Efficiency vs. Load Current, VOUT = 1.8 V
0.01
0.1
1
LOAD CURRENT (mA)
13444-008
30
0.001
80
13444-007
EFFICIENCY (%)
70
13444-004
EFFICIENCY (%)
80
10
Figure 8. Hysteresis Efficiency vs. Load Current, VOUT = 2.5 V
100
100
90
90
80
70
60
50
40
VIN = 2.5V
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
30
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
60
50
0.001
0.01
0.1
1
LOAD CURRENT (mA)
10
20
10
0
0
100
200
300
LOAD CURRENT (mA)
400
Figure 9. PWM Efficiency vs. Load Current, VOUT = 1.2 V
Figure 6. Hysteresis Efficiency vs. Load Current, VOUT = 3.3 V
Rev. B | Page 8 of 21
500
13444-009
EFFICIENCY (%)
80
13444-006
EFFICIENCY (%)
70
ADP5303
100
90
90
80
80
70
70
60
50
40
VIN = 2.5V
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
20
10
100
200
300
LOAD CURRENT (mA)
400
40
20
10
500
0
0
100
90
90
80
80
70
70
EFFICIENCY (%)
100
60
50
40
10
100
200
300
LOAD CURRENT (mA)
400
50
40
500
0
0
200
300
LOAD CURRENT (mA)
400
500
700
–40°C
+25°C
+85°C
+125°C
QUIESCENT CURRENT (nA)
600
80
60
40
–40°C
+25°C
+85°C
+125°C
500
400
300
2.9
3.5
4.1
4.7
5.3
5.9
VIN (V)
6.5
100
2.3
2.9
3.5
4.1
4.7
5.3
5.9
6.5
VIN (V)
Figure 15. Hysteresis Quiescent Current vs. VIN, SYNC/MODE = Low
Figure 12. Shutdown Current vs. VIN, EN = Low
Rev. B | Page 9 of 21
13444-015
200
20
13444-012
SHUTDOWN CURRENT (nA)
100
Figure 14. PWM Efficiency vs. Load Current, VOUT = 3.3 V
100
0
2.3
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
10
160
120
500
60
Figure 11. PWM Efficiency vs. Load Current, VOUT = 2.5 V
140
400
20
0
0
200
300
LOAD CURRENT (mA)
30
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
20
100
Figure 13. PWM Efficiency vs. Load Current, VOUT = 1.8 V
13444-011
EFFICIENCY (%)
Figure 10. PWM Efficiency vs. Load Current, VOUT = 1.5 V
30
VIN = 2.5V
VIN = 3.0V
VIN = 3.6V
VIN = 4.2V
VIN = 5.0V
VIN = 6.0V
30
0
0
50
13444-014
30
60
13444-013
EFFICIENCY (%)
100
13444-010
EFFICIENCY (%)
Data Sheet
ADP5303
Data Sheet
810
801
808
FEEDBACK VOLTAGE (mV)
FEEDBACK VOLTAGE (mV)
ACTIVE TO STANDBY
800
799
798
806
804
STANDBY TO ACTIVE
802
800
798
796
794
25
85
TEMPERATURE (°C)
125
792
–40
Figure 16. Feedback Voltage vs. Temperature, PWM Mode
500
–40ºC
+25ºC
+125ºC
–40ºC
+25ºC
+125ºC
450
LOW-SIDE RDS (ON) L (mΩ)
600
500
400
300
400
350
300
3.5
4.1
4.7
VIN (V)
5.3
5.9
6.5
200
2.3
2.9
3.5
Figure 17. High-Side RDS (ON) H vs. VIN
4.1
4.7
VIN (V)
5.3
5.9
6.5
5.9
6.5
13444-020
2.9
13444-017
250
Figure 20. Low-Side RDS (ON) L vs. VIN
1090
1200
1150
PEAK CURRENT LIMIT (mA)
1040
990
940
–40°C
+25°C
+125°C
1100
1050
1000
950
900
890
840
–40
25
85
TEMPERATURE (°C)
125
13444-018
850
Figure 18. Peak Current Limit vs. Temperature
800
2.3
2.9
3.5
4.1
4.7
VIN (V)
5.3
Figure 21. Peak Current Limit vs. VIN
Rev. B | Page 10 of 21
13444-021
HIGH-SIDE RDS (ON) H (mΩ)
700
PEAK CURRENT LIMIT (mA)
125
Figure 19. Feedback Voltage vs. Temperature, Hysteresis Mode
800
200
2.3
25
85
TEMPERATURE (°C)
13444-019
–40
13444-016
797
Data Sheet
ADP5303
2.10
2.3
SWITCHING FREQUENCY (kHz)
2.08
2.06
2.04
2.02
FALLING
2.00
–40ºC
+25ºC
+125ºC
2.2
2.1
2.0
1.9
1.8
1.98
–40
25
85
TEMPERATURE (°C)
13444-022
1.96
125
1.7
2.3
2.9
Figure 22. UVLO Threshold, Rising and Falling, vs. Temperature
3.5
4.1
4.7
VIN (V)
5.3
5.9
13444-025
UVLO THRESHOLD (V)
RISING
6.5
Figure 25. Switching Frequency vs. VIN
VOUT
1
VOUT (AC)
1
SW
IL
4
2
IL
2
4
M 200µs A CH4
T 39.60%
140mA
SW
B
CH1 10.0mV
Figure 23. Steady Waveform of Hysteresis Mode, ILOAD = 1 mA (IL is the
Inductor Current)
W
M 1.00µs A CH2
CH2 2.00V
CH4 200mA Ω BW T 45.20%
1.52V
13444-026
CH2 2.00V
CH4 500mA Ω
13444-023
CH1 100mV
Figure 26. Steady Waveform of PWM Mode, ILOAD = 300 mA
VIN
VIN
VOUT
3
VOUT
1
1
IL
IL
4
4
SW
SW
2
B
W
B
W
CH2 5.00V
M 200µs A CH1
CH4 500mA ΩBW T 50.60%
1.22V
CH1 500mV
CH3 2.00V
Figure 24. Soft Start, ILOAD = 300 mA
B
W
B
W
CH2 5.00V
M 100µs A CH1
CH4 500mA Ω BW T 40.00%
Figure 27. Soft Start with Precharge Function
Rev. B | Page 11 of 21
1.05V
13444-027
CH1 1.00V
CH3 2.00V
13444-024
2
ADP5303
Data Sheet
VOUT (AC)
1
1
VOUT (AC)
IOUT
IOUT
4
B
W
CH4 50.0mA Ω
M 200µs A CH4
T 20.80%
111mA
CH1 50.0mV
Figure 28. Load Transient of Hysteresis Mode, ILOAD from 0 mA to 50 mA
B
W
M 200µs A CH4
CH4 200mA Ω BW T 20.40%
308mA
13444-031
CH1 50.0mV
13444-028
4
Figure 31. Load Transient of PWM Mode, ILOAD from 125 mA to 375 mA
1
1
VOUT (AC)
VOUT (AC)
VIN
VIN
IL
4
3
IL
4
2
SW
2
B
W
B
W
CH2 5.00V
CH4 500mA Ω
M 2.00ms A CH3
T 30.00%
4.72V
CH1 10.0mV
CH3 2.00V
Figure 29. Line Transient of Hysteresis Mode, ILOAD = 10 µA, VIN from 2.5 V to 6 V
B
B
W
W
CH2 5.00V
M 2.00ms A CH3
CH4 500mA Ω BW T 30.20%
4.28V
13444-032
CH1 50.0mV
CH3 2.00V
13444-029
SW
Figure 32. Line Transient of PWM Mode, ILOAD = 500 mA, VIN from 2.5 V to 6 V
VOUT
VIN
1
VOUT
VIN
2
1
IL
VIN_OK
B
W
B
W
M 10.0ms A CH3
CH4 200mA Ω BW T 40.20%
4.80V
13444-030
CH1 1.00V
CH3 1.00V
CH1 2.00V
CH3 1.00V
Figure 30. Input Voltage Ramp-Up and Ramp-Down in Hysteresis Mode
Rev. B | Page 12 of 21
B
W
B
W
CH2 1.00V
B
W
M 4.00ms A CH3
T 20.20%
980mV
Figure 33. VINOK Function at VINOK Threshold = 3.0 V
13444-033
3
4
Data Sheet
ADP5303
VOUT
VOUT
1
1
IL
IL
4
4
SW
SW
W
CH2 2.00V
CH4 500mA Ω
M 10.0µs A CH1
T 40.20%
1.44V
13169-034
B
CH1 2.00V
CH1 2.00V
B
W
CH2 2.00V
CH4 500mA Ω
M 1.00ms A CH1
T 40.20%
1.44V
13444-037
2
2
Figure 37. Output Short Recovery
Figure 34. Output Short
VOUT
1
1
SYNC/
MODE
IL
4
SW
2
2
W
CH2 2.00V
M 400ns A CH2
T 50.00%
1.40V
CH1 2.00V
B
W
CH2 2.00V
CH4 500mA Ω
M 1.00ms A CH1
T 40.20%
1.44V
13444-037
B
520mV
13444-039
CH1 2.00V
13444-035
SW
Figure 38. Quick Output Discharge Function
Figure 35. Synchronized to 2.5 MHz
1
VOUT
VOUT (AC)
1
VSTOP
SYNC/MODE
3
3
SW
2
2
B
W
B
W
CH2 2.00V
M 20.0µs A CH3
T 39.80%
1.56V
13444-036
SW
CH1 100mV
CH3 2.00V
CH1 2.00V
CH3 2.00V
CH2 2.00V
M 100ms
A
CH3
Figure 39. PWM Mode to Hysteresis Mode with 10 mA Load Current
Figure 36. Hysteresis Mode to PWM Mode with 10 mA Load Current
Rev. B | Page 13 of 21
ADP5303
Data Sheet
THEORY OF OPERATION
The ADP5303 is a high efficiency, ultralow quiescent current
step-down regulator in a 9-ball WLCSP to meet demanding
performance and board space requirements. The device enables
direct connection to a wide input voltage range of 2.15 V to
6.50 V, allowing the use of multiple alkaline/NiMH or Li-Ion
cells and other power sources.
BUCK REGULATOR OPERATIONAL MODES
The user can alternate between hysteresis mode and PWM mode
during operation. The flexible configuration capability during
operation of the device enables efficient power management to
meet high efficiency and low output ripple requirements when
the system switches between active mode and standby mode.
OSCILLATOR AND SYNCHRONIZATION
The ADP5303 operates at a typical 2 MHz switching frequency
in PWM operation mode.
PWM Mode
In PWM mode, the buck regulator in the ADP5303 operates at
a fixed frequency set by an internal oscillator. At the start of
each oscillator cycle, the high-side MOSFET switch turns on and
sends a positive voltage across the inductor. The inductor current
increases until the current sense signal exceeds the peak inductor
current threshold, which turns off the high-side MOSFET switch.
This threshold is set by the error amplifier output. During the highside MOSFET off time, the inductor current decreases through
the low-side MOSFET until the next oscillator clock pulse starts
a new cycle.
Hysteresis Mode
In hysteresis mode, the buck regulator in the ADP5303 charges
the output voltage slightly higher than its nominal output voltage
with PWM pulses by regulating the constant peak inductor
current. When the output voltage increases until the output
sense signal exceeds the hysteresis upper threshold, the regulator
enters standby mode. In standby mode, the high-side and low-side
MOSFETs and a majority of the circuitry are disabled to allow a
low quiescent current as well as high efficiency performance.
During standby mode, the output capacitor supplies energy into
the load and the output voltage decreases until it falls below the
hysteresis comparator lower threshold. The buck regulator wakes
up and generates the PWM pulses to charge the output again.
Because the output voltage occasionally enters standby mode
and then recovers, the output voltage ripple in hysteresis mode
is larger than the ripple in PWM mode.
Mode Selection
The ADP5303 includes the SYNC/MODE pin to allow flexible
configuration in hysteresis mode or PWM mode.
When a logic high level is applied to the SYNC/MODE pin, the
buck regulator is forced to operate in PWM mode. In PWM mode,
the regulator can supply up to 500 mA of output current. The
regulator can provide lower output ripple and output noise in
PWM mode, which is useful for noise sensitive applications.
When a logic low level is applied to the SYNC/MODE pin, the buck
regulator is forced to operate in hysteresis mode. In hysteresis mode,
the regulator draws only 240 nA of quiescent current typical to
regulate the output under zero load, which allows the regulator to
act as a keep-alive power supply in a battery-powered system. In
hysteresis mode, the regulator supplies up to 50 mA of output current with a relatively large output ripple compared to PWM mode.
The switching frequency of the ADP5303 can be synchronized
to an external clock with a frequency range from 1.5 MHz to
2.5 MHz. The ADP5303 automatically detects the presence of
an external clock applied to the SYNC/MODE pin, and the
switching frequency transitions to the frequency of the external
clock. When the external clock signal stops, the device
automatically switches back to the internal clock.
ADJUSTABLE AND FIXED OUTPUT VOLTAGES
The ADP5303 provides adjustable output voltage settings by
connecting one resistor through the VID pin to AGND. The
VID detection circuitry works in the start-up, and the voltage
ID code is sampled and held in the internal register and does
not change until the next power cycle. Furthermore, the ADP5303
provides a fixed output voltage programmed via the factory
fuse. In this condition, connect the VID pin to the PVIN pin.
The feedback resistor divider is built into the ADP5303, and the
feedback pin (FB) must be tied directly to the output. An
ultralow power voltage reference and an integrated high
impedance feedback divider network contribute to the low
quiescent current. Table 5 lists the output voltage options by the
VID pin configurations. A 1% accuracy resistor through VID to
ground is recommended.
Table 5. Output Voltage (VOUT) Options Using the VID Pin
VID Configuration
Short to ground
Short to PVIN
RVID = 499 kΩ
RVID = 316 kΩ
RVID = 226 kΩ
RVID = 174 kΩ
RVID = 127 kΩ
RVID = 97.6 kΩ
RVID = 76.8 kΩ
RVID = 56.2 kΩ
RVID = 43 kΩ
RVID = 32.4 kΩ
RVID = 25.5 kΩ
RVID = 19.6 kΩ
RVID = 15 kΩ
RVID = 11.8 kΩ
Rev. B | Page 14 of 21
VOUT
Factory Option 0 (V) Factory Option 1 (V)
3.0
3.1
2.5
1.3
3.6
5.0
3.3
4.5
2.9
4.2
2.8
3.9
2.7
3.4
2.6
3.2
2.4
1.9
2.3
1.7
2.2
1.6
2.1
1.4
2.0
1.1
1.8
1.0
1.5
0.9
1.2
0.8
Data Sheet
ADP5303
Any of the individual VID settings are available as internally
fixed options. Contact an Analog Devices, Inc. sales
representative for more information on generating new models.
current—which discharges the output capacitor—until the
internal soft start reference voltage exceeds the precharged
voltage on the feedback pin.
UNDERVOLTAGE LOCKOUT (UVLO)
100% DUTY CYCLE OPERATION
The UVLO circuitry monitors the input voltage level on the
PVIN pin. If the input voltage falls below 2.00 V (typical), the
regulator turns off. After the input voltage rises above 2.06 V
(typical), the soft start period initiates, and the regulator is
enabled when the EN pin is high.
When the input voltage approaches the output voltage, the
ADP5303 stops switching and enters 100% duty cycle operation.
The device connects the output via the inductor and the internal
high-side power switch to the input. When the input voltage is
charged again and the required duty cycle falls to 95% (typical), the
buck regulator immediately restarts switching and regulation
without allowing overshoot on the output voltage. In hysteresis
mode, the ADP5303 draws an ultralow quiescent current of only
640 nA (typical) during 100% duty cycle operation.
ENABLE/DISABLE
The ADP5303 includes a separate enable pin (EN). A logic high
on the enable pin starts the regulator. Due to the low quiescent
current design, it is typical for the regulator to start switching
after a delay of few milliseconds from the enable pin (EN) being
pulled high.
A logic low on the enable pin immediately disables the regulator
and brings the regulator into an extremely low current consumption state.
CURRENT LIMIT
The buck regulator in the ADP5303 has protection circuitry
that limits the direction and the amount of current to a certain
level that flows through the high-side MOSFET and the lowside MOSFET in cycle-by-cycle mode. The positive current
limit on the high-side MOSFET limits the amount of current
that can flow from the input to the output. The negative current
limit on the low-side MOSFET prevents the inductor current
from reversing direction and flowing out of the load.
SHORT-CIRCUIT PROTECTION
The buck regulator in the ADP5303 includes frequency foldback to
prevent current runaway on a hard short. When the output voltage
at the feedback pin falls below 0.3 V (typical), indicating the
possibility of a hard short at the output, the switching frequency
in PWM mode is reduced to one-fourth of the internal oscillator
frequency. The reduction in the switching frequency allows more
time for the inductor to discharge, preventing a runaway of
output current.
SOFT START
The ADP5303 has an internal soft start function that ramps up
the output voltage in a controlled manner upon startup, thereby
limiting the inrush current. This control prevents possible input
voltage drops when a battery or a high impedance power source
is connected to the input of the device. The typical default soft
start time for the regulator is 350 µs.
A different soft start time (2800 µs) can be programmed for
ADP5303 by the factory fuse.
ACTIVE DISCHARGE
The regulator in the ADP5303 integrates an optional, factory
programmable discharge switch from the switching node to
ground. This switch turns on when its associated regulator is
disabled, which helps discharge the output capacitor quickly.
The typical value of the discharge switch is 290 Ω for the
regulator.
By default, the discharge function is not enabled. The active
discharge function can be enabled by the factory fuse.
VINOK FUNCTION
The ADP5303 includes an open-drain VINOK output that
indicates the battery voltage status. The VINOK output becomes
active high when the input voltage on the PVIN pin is above
the reference threshold. When the input voltage falls below the
reference threshold, the VINOK pin goes low. Note that a
relatively typical long validation time of 130 µs exists for the
VINOK output status change due to the ultralow power
comparator design.
Different VINOK thresholds are factory programmable from
2.05 V to 5.15 V in 50 mV steps. To order a device with options
other than the default options, contact your local Analog
Devices sales or distribution representative.
THERMAL SHUTDOWN
If the ADP5303 junction temperature exceeds 142°C, the thermal
shutdown circuit turns off the IC except for the internal linear
regulator. Extreme junction temperatures may be the result of
high current operation, poor circuit board design, or high ambient
temperature. A 15°C hysteresis is included so that the ADP5303
does not return to operation after thermal shutdown until the
junction temperature falls below 127°C. When the device exits
thermal shutdown, a soft start is initiated for each enabled channel.
STARTUP WITH PRECHARGED OUTPUT
The buck regulator in the ADP5303 includes a precharged
start-up feature to protect the low-side MOSFET from damage
during startup. If the output voltage is precharged before the
regulator turns on, the regulator prevents reverse inductor
Rev. B | Page 15 of 21
ADP5303
Data Sheet
APPLICATIONS INFORMATION
This section describes the external components selection for the
ADP5303. A typical application circuit is shown in Figure 40.
VIN =
2.15V TO 6.50V
2.2µH
PVIN
SW
10µF
MLCC
∆I L = VOUT
VOUT = 1.8V
ADP5303
PGND
R2
1MΩ
(WLFCSP-9)
FB
SYNC/
MODE
OUTPUT CAPACITOR
R1
19.6kΩ
13444-040
VID
AGND
where IPK is the peak inductor current.
Use the inductor series from different vendors shown in Table 6.
VINOK
AGND
∆I
I PK = I LOAD ( MAX ) + L
2
10µF
MLCC
EN
1 – VOUT
VIN
×
L × f SW
Figure 40. Typical Application Circuit
EXTERNAL COMPONENT SELECTION
The ADP5303 is optimized for operation with a 2.2 μH
inductor and 10 μF output capacitors for various output
voltages using the closed-loop compensation and adaptive slope
compensation circuits. The selection of components depends
on the efficiency, the load current transient, and other application
requirements. The trade-offs among performance parameters,
such as efficiency and transient response, are made by varying
the choice of external components.
SELECTING THE INDUCTOR
The high frequency switching of the ADP5303 allows the use of
small surface-mount power inductors. The dc resistance (DCR)
value of the selected inductor affects efficiency. In addition, it is
recommended to select a multilayer inductor rather than a
magnetic iron inductor because the high switching frequency
increases the core temperature rise and enlarges the core loss.
A minimum requirement of the dc current rating of the inductor
is for it to be equal to the maximum load current plus half of the
inductor current ripple (ΔIL), as shown by the following equations:
Output capacitance is required to minimize the voltage overshoot,
the voltage undershoot, and the ripple voltage present on the
output. Capacitors with low equivalent series resistance (ESR)
values produce the lowest output ripple. Furthermore, use
capacitors such as X5R and X7R dielectric capacitors. Do not use
Y5V and Z5U capacitors, which are unsuitable choices due to
their large capacitance variation over temperature and their dc
bias voltage changes. Because ESR is important, select the
capacitor using the following equation:
ESRCOUT ≤
VRIPPLE
ΔI L
where:
ESRCOUT is the ESR of the chosen capacitor.
VRIPPLE is the peak-to-peak output voltage ripple.
Increasing the output capacitor value has no effect on stability
and may reduce output ripple and enhance load transient response.
When choosing the output capacitor value, it is important to
account for the loss of capacitance due to output voltage dc bias.
Choose the capacitor series from the different vendors shown in
Table 7.
Table 6. Recommended Inductors
Vendor
TDK
Würth
Coilcraft
1
Model
MLP2016V2R2MT0S1
74479889222
LPS3314-222MR
Inductance (μH)
2.2
2.2
2.2
Dimensions (mm)
2.0 × 1.6 × 0.85
2.5 × 2.0 × 1.2
3.3 × 3.3 × 1.3
DCR (mΩ)
280
250
100
ISAT 1 (A)
1.0
1.7
1.5
ISAT is the dc current at which the inductance drops 30% (typical) from its value without current.
Table 7. Input and Output Capacitors
Vendor
Murata
Murata
Murata
Model
GRM188D71A106MA73
GRM21BR71A106KE51
GRM31CR71A106KA01
Capacitance (μF)
10
10
10
Rev. B | Page 16 of 21
Size
0603
0805
1206
Data Sheet
ADP5303
INPUT CAPACITOR
An input capacitor is required to reduce the input voltage ripple,
input ripple current, and source impedance. Place the input
capacitor as close as possible to the PVIN pin. A low ESR X7R or
X5R capacitor is highly recommended to minimize the input
voltage ripple. Use the following equation to determine the rms
input current:
I RMS ≥ I LOAD ( MAX )
VOUT (VIN − VOUT )
VIN
For most applications, a 10 μF capacitor is sufficient. The input
capacitor can be increased without any limit for better input
voltage filtering.
EFFICIENCY
Efficiency is the ratio of output power to input power. The high
efficiency of the ADP5303 has two distinct advantages. First,
only a small amount of power is lost in the dc-to-dc converter
package, which in turn reduces thermal constraints. Second, the
high efficiency delivers the maximum output power for the
given input power, thereby extending battery life in portable
applications.
Power Switch Conduction Losses
Power switch dc conduction losses are caused by the flow of
output current through the high-side P-channel power switch
and the low-side N-channel synchronous rectifier, which have
internal resistances (RDS (ON)) associated with them. The amount
of power loss is approximated by
PSW_COND = (RDS (ON) H × D + RDS (ON) L × (1 − D)) × IOUT2
where D =
VOUT
VIN
To estimate the total amount of power lost in the inductor (PL),
use the following equation:
PL = DCR × IOUT2 + Core Losses
Driver Losses
Driver losses are associated with the current drawn by the driver to
turn on and turn off the power devices at the switching frequency.
Each time a power device gate is turned on and turned off, the
driver transfers a charge from the input supply to the gate, and
then from the gate to ground.
Estimate driver losses (PDRIVER) using the following equation:
PDRIVER = (CGATE_H + CGATE_L) × VIN2 × fSW
where:
CGATE_H is the gate capacitance of the internal high-side switch.
CGATE_L is the gate capacitance of the internal low-side switch.
fSW is the switching frequency in PWM mode.
The typical values for the gate capacitances are 69 pF for CGATE_H
and 31 pF for CGATE_L.
Transition Losses
Transition losses occur because the P-channel switch cannot
turn on or turn off instantaneously. In the middle of a switch
node transition, the power switch provides all of the inductor
current. The source to drain voltage of the power switch is half
of the input voltage, resulting in power loss. Transition losses
increase with both load current and input voltage and occur
twice for each switching cycle.
Use the following equation to estimate transition losses (PTRAN):
PTRAN = VIN/2 × IOUT × (tR + tF) × fSW
where:
tR is the rise time of the SW node.
tF is the fall time of the SW node.
.
The internal resistance of the power switches increases with
temperature and with the input voltage decrease.
The typical value for the rise and fall times, tR and tF, is 2 ns.
Inductor Losses
Inductor conduction losses are caused by the flow of current
through the inductor, which has an associated internal DCR.
Larger inductors have a smaller DCR, which can decrease
inductor conduction losses. Inductor core losses relate to the
magnetic permeability of the core material. Because the ADP5303
is a high switching frequency dc-to-dc regulator, shielded ferrite
core material is recommended because of its low core losses and
low electromagnetic interference (EMI).
Rev. B | Page 17 of 21
ADP5303
Data Sheet
PRINTED CIRCUIT BOARD LAYOUT RECOMMENDATIONS
Figure 41 shows the typical printed circuit board (PCB) layout for the ADP5303.
VOUT
VIN
L1 – 2.2µH
0603
A2
A3
PVIN
EN
ADP5303
B1
B2
B3
PGND
AGND
SYNC/
MODE
C1
C2
C3
VOUTOK
FB
VID
10µF
10V/XR5
0603
3.00
GND
100kΩ
0201
3.60
Figure 41. Typical PCB Layout for the ADP5303
Rev. B | Page 18 of 21
13444-041
10µF
6.3V/XR5
0603
A1
SW
Data Sheet
ADP5303
TYPICAL APPLICATION CIRCUITS
The ADP5303 can be used as a keep-alive, ultralow power stepdown regulator to extend battery life (see Figure 42), and as a
VIN = 3.0V TO 4.2V
2.2µH
PVIN
10µF
Li-Ion BATTERY
battery-powered equipment or wireless sensor network
controlled by a microcontroller or a processor (see Figure 43).
SW
ADP5303
R2
20kΩ
1%
VOUT = 1.8V
10µF
EN
PGND
VID
FB
VINOK
SYNC/MODE
13444-042
AGND
Figure 42. Typical Application Circuit with Li-Ion Battery
VIN = 2.0V TO 3.0V
SW
ADP5303
10µF
EN
VOUT = 1.8V
ADC/RF/AFE
10µF
PGND
R2
1MΩ
FB
R1
19.6kΩ
1%
VID
VINOK
MCU
(ALWAYS-ON)
SYNC/MODE
AGND
13444-043
TWO
ALKALINE
OR Li-Ion
BATTERIES
2.2µH
PVIN
Figure 43. Typical Application Circuit with Two Alkaline or NiMH Batteries
Rev. B | Page 19 of 21
ADP5303
Data Sheet
FACTORY PROGRAMMABLE OPTIONS
To order a device with options other than the default options, contact your local Analog Devices sales or distribution representative.
Table 8. Output Voltage VID Setting Options
Option
Option 0
Option 1
Description
VID resistor to set the output voltage as follows: 1.2 V, 1.5 V, 1.8 V, 2.0 V, 2.1 V, 2.2 V, 2.3 V, 2.4 V, 2.5 V, 2.6 V, 2.7 V, 2.8 V, 2.9 V, 3.0 V,
3.6 V, or 3.3 V (ADP5303ACBZ-1, ADP5303ACBZ-2, and ADP5303ACBZ-3 default)
VID resistor to set the output voltage as follows: 0.8 V, 0.9 V, 1.0 V, 1.1 V, 1.3 V, 1.4 V, 1.6 V, 1.7 V, 1.9 V, 3.1 V, 3.2 V, 3.4 V, 3.9 V, 4.2 V,
4.5 V, or 5.0 V
Table 9. VINOK Monitor Threshold Options
Option
Option 0
Option 1
Option 2
Option 3
…
Option 20
…
Option 62
Option 63
VINOK Monitor Threshold Setting (V)
2.05
2.10
2.15
2.20 (ADP5303ACBZ-3 default)
…
3.00 (ADP5303ACBZ-1 and ADP5303ACBZ-2 default)
…
5.10
5.15
Table 10. Output Discharge Functionality Options
Option
Option 0
Option 1
Description
Output discharge function disabled for the buck regulator (ADP5303ACBZ-2 default)
Output discharge function enabled for the buck regulator (ADP5303ACBZ-1 and ADP5303ACBZ-3 default)
Table 11. Soft Start Timer Options
Option
Option 0
Option 1
Description
350 µs (ADP5303ACBZ-1 and ADP5303ACBZ-2 default)
2800 µs (ADP5303ACBZ-3 default)
Rev. B | Page 20 of 21
Data Sheet
ADP5303
OUTLINE DIMENSIONS
1.690
1.650
1.610
0.455
0.435
0.415
3
2
1
A
BALL A1
IDENTIFIER
1.910
1.870
1.830
1.00
REF
B
C
0.50
BSC
BOTTOM VIEW
TOP VIEW
(BALL SIDE DOWN)
0.660
0.600
0.540
0.390
0.360
0.330
END VIEW
0.345
0.325
0.305
(BALL SIDE UP)
SEATING
PLANE
PKG-003136
0.360
0.320
0.280
0.270
0.240
0.210
05-20-2014-A
COPLANARITY
0.04
Figure 44. 9-Ball Wafer Level Chip Scale Package [WLCSP]
1.65 mm × 1.87 mm Body
(CB-9-6)
Dimensions shown in millimeters
ORDERING GUIDE
Model 1
ADP5303ACBZ-1-R7
ADP5303ACBZ-2-R7
ADP5303ACBZ-3-R7
ADP5303-EVALZ
1
Temperature Range
−40°C to +125°C
−40°C to +125°C
−40°C to +125°C
Package Description
9-Ball Wafer Level Chip Scale Package [WLCSP]
9-Ball Wafer Level Chip Scale Package [WLCSP]
9-Ball Wafer Level Chip Scale Package [WLCSP]
Evaluation Board
Z = RoHS Compliant Part.
©2015–2019 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D13444-0-3/19(B)
Rev. B | Page 21 of 21
Package Option
CB-9-6
CB-9-6
CB-9-6
工商网监
湘ICP备2023018690号
