a
Commercial Grade
SHARC DSP Microcomputer
ADSP-21061/ADSP-21061L
SUMMARY
High performance signal processor for communications,
graphics, and imaging applications
Super Harvard Architecture
Four independent buses for dual data fetch, instruction
fetch, and nonintrusive I/O
32-bit IEEE floating-point computation units—multiplier,
ALU, and shifter
Dual-ported on-chip SRAM and integrated I/O peripherals—a
complete system-on-a-chip
Integrated multiprocessing features
KEY FEATURES—PROCESSOR CORE
Dual data address generators with modulo and bit-reverse
addressing
Efficient program sequencing with zero-overhead looping:
single-cycle loop setup
IEEE JTAG Standard 1149.1 test access port and on-chip
emulation
32-bit single-precision and 40-bit extended-precision IEEE
floating-point data formats or 32-bit fixed-point data
format
240-lead MQFP package, thermally enhanced MQFP, 225-ball
plastic ball grid array (PBGA)
Lead (Pb) free packages. For more information, see Ordering
Guide on Page 52.
50 MIPS, 20 ns instruction rate, single-cycle instruction
execution
120 MFLOPS peak, 80 MFLOPS sustained performance
CORE PROCESSOR
DAG1
8 ⫻ 4 ⫻ 32
INSTRUCTION
CACHE
32 ⫻ 48-BIT
TWO INDEPENDENT
DUAL-PORTED BLOCKS
PROCESSOR PORT
I/O PORT
ADDR
DATA
ADDR
DATA
DATA
ADDR
ADDR
DATA
DAG2
8 ⫻ 4 ⫻ 24
JTAG
BLOCK 1
TIMER
B LOCK 0
DUAL-PORTED SRAM
PROGRAM
SEQUENCER
PM ADDRESS BUS
DM ADDRESS BUS
IOD
48
24
IOA
17
EXTERNAL
PORT
ADDR BUS
MUX
32
7
TEST AND
EMULATION
32
MULTIPROCESSOR
INTERFACE
PM DATA BUS
BUS
CONNECT
(PX)
DM DATA BUS
48
DATA BUS
MUX
40/32
S
DATA
REGISTER
FILE
MULT
16 ⫻ 40-BIT
BARREL
SHIFTER
ALU
48
HOST PORT
IOP
REGISTERS
(MEMORY
MAPPED)
DMA
CONTROLLER
CONTROL,
STATUS AND
DATA BUFFERS
SERIAL PORTS
(2)
4
6
6
I/O PROCESSOR
Figure 1. Functional Block Diagram
SHARC and the SHARC logo are registered trademarks of Analog Devices, Inc.
Rev. D
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781.329.4700
©2013 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADSP-21061/ADSP-21061L
TABLE OF CONTENTS
Summary ............................................................... 1
ADSP-21061L Specifications ..................................... 17
Key Features—Processor Core ................................. 1
Operating Conditions (3.3 V) ................................. 17
General Description ................................................. 3
Electrical Characteristics (3.3 V) ............................. 17
SHARC Family Core Architecture ............................ 3
Internal Power Dissipation (3.3 V) .......................... 18
Memory and I/O Interface Features ........................... 4
External Power Dissipation (3.3 V) .......................... 19
Porting Code From the ADSP-21060 or
ADSP-21062 ..................................................... 7
Absolute Maximum Ratings ................................... 20
Development Tools ............................................... 7
Package Marking Information ................................ 20
Additional Information .......................................... 8
Timing Specifications ........................................... 20
Related Signal Chains ............................................ 8
Test Conditions .................................................. 43
Pin Function Descriptions ......................................... 9
Environmental Conditions .................................... 46
Target Board Connector For EZ-ICE Probe ............... 12
225-Ball PBGA Pin Configurations ............................. 47
ADSP-21061 Specifications ...................................... 14
240-Lead MQFP Pin Configurations ........................... 49
Operating Conditions (5 V) ................................... 14
Outline Dimensions ................................................ 50
Electrical Characteristics (5 V) ............................... 14
Surface-Mount Design .......................................... 52
Internal Power Dissipation (5 V) ............................ 15
Ordering Guide ..................................................... 52
ESD Caution ...................................................... 20
External Power Dissipation (5 V) ............................ 16
REVISION HISTORY
5/13—Rev C to Rev D
Updated Development Tools .......................................7
Added Related Signal Chains .......................................8
Removed the ADSP-21061LAS-176, ADSP-21061LKS-160, and
ADSP-21061LKS-176 models from Ordering Guide ........ 52
GENERAL NOTE
This data sheet represents production released specifications for
the ADSP-21061 (5 V) and ADSP-21061L (3.3 V) processors for
33 MHz, 40 MHz, 44 MHz, and 50 MHz speed grades. The
product name“ADSP-21061” is used throughout this data sheet
to represent all devices, except where expressly noted.
Rev. D | Page 2 of 52 | May 2013
ADSP-21061/ADSP-21061L
GENERAL DESCRIPTION
ADSP-21061
1 ⫻ CLOCK
TO GND
CLKIN
3
4
CS
BMS
EBOOT
ADDR
LBOOT
DATA
FLAG3–0
ADDR31–0
ADDR
TIMEXP
DATA47–0
DATA MEMORYMAPPED
OE
DEVICES
WE
(OPTIONAL)
ACK
RD
SERIAL
DEVICE
(OPTIONAL)
SERIAL
DEVICE
(OPTIONAL)
Table 1. Benchmarks (at 50 MHz)
TCLK0
RCLK0
TFS0
RSF0
DT0
DR0
TCLK1
RCLK1
TFS1
RSF1
DT1
DR1
WR
ACK
CS
MS3–0
PAGE
SW
SBTS
ADRCLK
DMAR1–2
Speed
.37 ms
Cycles
18,221
RPBA
ID2–0
RESET
20 ns
80 ns
120 ns
180 ns
300M bps
1
4
6
9
DMA DEVICE
(OPTIONAL)
DATA
DMAG1–2
CS
HBR
HBG
REDY
Benchmark Algorithm
1024 Point Complex FFT (Radix 4,
with reversal)
FIR Filter (per tap)
IIR Filter (per biquad)
Divide (y/x)
Inverse Square Root
DMA Transfer Rate
BOOT
EPROM
(OPTIONAL)
IRQ2–0
DATA
The ADSP-21061 SHARC represents a new standard of integration for signal computers, combining a high performance
floating-point DSP core with integrated, on-chip system features including 1M bit SRAM memory, a host processor
interface, a DMA controller, serial ports, and parallel bus connectivity for glueless DSP multiprocessing.
• JTAG test access port
ADDRESS
Fabricated in a high speed, low power CMOS process, the
ADSP-21061 has a 20 ns instruction cycle time and operates at
50 MIPS. With its on-chip instruction cache, the processor can
execute every instruction in a single cycle. Table 1 shows performance benchmarks for the ADSP-21061/ADSP-21061L.
• Serial ports
CONTROL
The ADSP-21061 SHARC—Super Harvard Architecture Computer—is a signal processing microcomputer that offers new
capabilities and levels of performance. The ADSP-21061
SHARC is a 32-bit processor optimized for high performance
DSP applications. The ADSP-21061 builds on the ADSP-21000
DSP core to form a complete system-on-a-chip, adding a dualported on-chip SRAM and integrated I/O peripherals supported
by a dedicated I/O bus.
HOST
PROCESSOR
INTERFACE
(OPTIONAL)
BR1–6
ADDR
CPA
DATA
JTAG
7
Figure 2. ADSP-21061/ADSP-21061L System Sample Configuration
SHARC FAMILY CORE ARCHITECTURE
The ADSP-21061 continues SHARC’s industry-leading standards of integration for DSPs, combining a high performance
32-bit DSP core with integrated, on-chip system features.
The ADSP-21061 includes the following architectural features
of the ADSP-21000 family core. The ADSP-21061 processors
are code- and function-compatible with the ADSP-21020,
ADSP-21060, and ADSP-21062 SHARC processors.
The block diagram on Page 1, illustrates the following architectural features:
Independent, Parallel Computation Units
• Computation units (ALU, multiplier, and shifter) with a
shared data register file
• Data address generators (DAG1, DAG2)
• Program sequencer with instruction cache
• PM and DM buses capable of supporting four 32-bit data
transfers between memory and the core at every core processor cycle
• Interval timer
• On-chip SRAM
• External port for interfacing to off-chip memory and
peripherals
• Host port and multiprocessor interface
The arithmetic/logic unit (ALU), multiplier, and shifter all perform single-cycle instructions. The three units are arranged in
parallel, maximizing computational throughput. Single multifunction instructions execute parallel ALU and multiplier operations. These computation units support IEEE 32-bit singleprecision floating-point, extended-precision 40-bit floatingpoint, and 32-bit fixed-point data formats.
Data Register File
A general-purpose data register file is used for transferring data
between the computation units and the data buses, and for storing intermediate results. This 10-port, 32-register (16 primary,
16 secondary) register file, combined with the ADSP-21000
Harvard architecture, allows unconstrained data flow between
computation units and internal memory.
• DMA controller
Rev. D | Page 3 of 52 | May 2013
ADSP-21061/ADSP-21061L
Single-Cycle Fetch of Instruction and Two Operands
The ADSP-21061 features an enhanced Harvard architecture in
which the data memory (DM) bus transfers data and the program memory (PM) bus transfers both instructions and data
(Figure 1 on Page 1). With its separate program and data memory buses and on-chip instruction cache, the processor can
simultaneously fetch two operands and an instruction (from the
cache), all in a single cycle.
Instruction Cache
The ADSP-21061 includes an on-chip instruction cache that
enables three-bus operation for fetching an instruction and two
data values. The cache is selective—only the instructions whose
fetches conflict with PM bus data accesses are cached. This
allows full-speed execution of core, looped operations such as
digital filter multiply-accumulates and FFT butterfly processing.
Data Address Generators with Hardware Circular Buffers
The ADSP-21061’s two data address generators (DAGs) implement circular data buffers in hardware. Circular buffers allow
efficient programming of delay lines and other data structures
required in digital signal processing, and are commonly used in
digital filters and Fourier transforms. The two DAGs of the
ADSP-21061 contain sufficient registers to allow the creation of
up to 32 circular buffers (16 primary register sets, 16 secondary).
The DAGs automatically handle address pointer wraparound,
reducing overhead, increasing performance and simplifying
implementation. Circular buffers can start and end at any memory location.
Flexible Instruction Set
The 48-bit instruction word accommodates a variety of parallel
operations, for concise programming. For example, the
ADSP-21061 can conditionally execute a multiply, an add, a
subtract, and a branch, all in a single instruction.
MEMORY AND I/O INTERFACE FEATURES
The ADSP-21061 processors add the following architectural
features to the SHARC family core.
Dual-Ported On-Chip Memory
The ADSP-21061 contains one megabit of on-chip SRAM, organized as two blocks of 0.5M bits each. Each bank has eight 16-bit
columns with 4k 16-bit words per column. Each memory block
is dual-ported for single-cycle, independent accesses by the core
processor and I/O processor or DMA controller. The dualported memory and separate on-chip buses allow two data
transfers from the core and one from I/O, all in a single cycle
(see Figure 4 for the ADSP-21061 memory map).
On the ADSP-21061, the memory can be configured as a maximum of 32k words of 32-bit data, 64k words for 16-bit data, 16k
words of 48-bit instructions (and 40-bit data) or combinations
of different word sizes up to 1 megabit. All the memory can be
accessed as 16-bit, 32-bit, or 48-bit.
A 16-bit floating-point storage format is supported, which effectively doubles the amount of data that may be stored on-chip.
Conversion between the 32-bit floating-point and 16-bit floating-point formats is done in a single instruction.
While each memory block can store combinations of code and
data, accesses are most efficient when one block stores data,
using the DM bus for transfers, and the other block stores
instructions and data, using the PM bus for transfers. Using the
DM bus and PM bus in this way, with one dedicated to each
memory block, assures single-cycle execution with two data
transfers. In this case, the instruction must be available in the
cache. Single-cycle execution is also maintained when one of the
data operands is transferred to or from off-chip, via the
ADSP-21061’s external port.
Off-Chip Memory and Peripherals Interface
The ADSP-21061’s external port provides the processor’s interface to off-chip memory and peripherals. The 4-gigaword offchip address space is included in the ADSP-21061’s unified
address space. The separate on-chip buses—for program memory, data memory, and I/O—are multiplexed at the external port
to create an external system bus with a single 32-bit address bus
and a single 48-bit (or 32-bit) data bus. The on-chip Super Harvard Architecture provides three-bus performance, while the
off-chip unified address space gives flexibility to the designer.
Addressing of external memory devices is facilitated by on-chip
decoding of high order address lines to generate memory bank
select signals. Separate control lines are also generated for simplified addressing of page-mode DRAM. The ADSP-21061
provides programmable memory wait states and external memory acknowledge controls to allow interfacing to DRAM and
peripherals with variable access, hold, and disable time
requirements.
Host Processor Interface
The ADSP-21061’s host interface allows easy connection to
standard microprocessor buses, both 16-bit and 32-bit, with little additional hardware required. Asynchronous transfers at
speeds up to the full clock rate of the processor are supported.
The host interface is accessed through the ADSP-21061’s external port and is memory-mapped into the unified address space.
Two channels of DMA are available for the host interface; code
and data transfers are accomplished with low software
overhead.
The host processor requests the ADSP-21061’s external bus
with the host bus request (HBR), host bus grant (HBG), and
ready (REDY) signals. The host can directly read and write the
internal memory of the ADSP-21061, and can access the DMA
channel setup and mailbox registers. Vector interrupt support is
provided for efficient execution of host commands.
DMA Controller
The ADSP-21061’s on-chip DMA controller allows zerooverhead data transfers without processor intervention. The
DMA controller operates independently and invisibly to the
processor core, allowing DMA operations to occur while the
core is simultaneously executing its program instructions.
Rev. D | Page 4 of 52 | May 2013
ADDRESS
DATA
DATA
RESET
ADDRESS
ADSP-21061 #3
CLKIN
CONTROL
ADSP-21061 #6
ADSP-21061 #5
ADSP-21061 #4
CONTROL
ADSP-21061/ADSP-21061L
ADDR31–0
DATA47–0
RPBA
3
ID2–0
CONTROL
011
BR1–2, BR4–6
5
BR3
ADSP-21061 #2
CLKIN
ADDR31–0
RESET
DATA47–0
RPBA
3
ID2–0
CONTROL
010
CPA
BR1, BR3–6
BR2
5
ADSP-21061 #1
CLKIN
RESET
ADDR
DATA47–0
DATA
RDx
ID2–0
WRx
ACK
MS3–0
CONTROL
RPBA
3
001
ADDR31–0
OE
WE
ACK
CS
BMS
PAGE
CS
ADDR
SBTS
BUS
PRIORITY
RESET
CLOCK
GLOBAL MEMORY
AND
PERIPHERAL (OPTIONAL)
BOOT EPROM (OPTIONAL)
DATA
CS
HBR
HBG
REDY
CPA
BR2–6
BR1
HOST PROCESSOR
INTERFACE (OPTIONAL)
ADDR
5
DATA
Figure 3. Shared Memory Multiprocessing System
DMA transfers can occur between the ADSP-21061’s internal
memory and either external memory, external peripherals, or a
host processor. DMA transfers can also occur between the
ADSP-21061’s internal memory and its serial ports.
DMA transfers between external memory and external peripheral devices are another option. External bus packing to 16-,
32-, or 48-bit words is performed during DMA transfers.
Rev. D | Page 5 of 52 | May 2013
ADSP-21061/ADSP-21061L
The serial ports can operate with little-endian or big-endian
transmission formats, with word lengths selectable from 3 bits
to 32 bits. They offer selectable synchronization and transmit
modes as well as optional μ-law or A-law companding. Serial
port clocks and frame syncs can be internally or externally generated. The serial ports also include keyword and key mask
features to enhance interprocessor communication.
Six channels of DMA are available on the ADSP-21061—four
via the serial ports, and two via the processor’s external port (for
either host processor, other ADSP-21061s, memory or I/O
transfers). Programs can be downloaded to the ADSP-21061
using DMA transfers. Asynchronous off-chip peripherals can
control two DMA channels using DMA request/grant lines
(DMAR1–2, DMAG1–2). Other DMA features include interrupt
generation upon completion of DMA transfers and DMA
chaining for automatic linked DMA transfers.
Multiprocessing
The ADSP-21061 offers powerful features tailored to multiprocessor DSP systems. The unified address space (see Figure 4)
allows direct interprocessor accesses of each ADSP-21061’s
internal memory. Distributed bus arbitration logic is included
on-chip for simple, glueless connection of systems containing
up to six ADSP-21061s and a host processor. Master processor
changeover incurs only one cycle of overhead. Bus arbitration is
selectable as either fixed or rotating priority. Bus lock allows
indivisible read-modify-write sequences for semaphores. A vector interrupt is provided for interprocessor commands. Maximum throughput for interprocessor data transfer is 500 Mbps
over the external port. Broadcast writes allow simultaneous
transmission of data to all ADSP-21061s and can be used to
implement reflective semaphores.
Serial Ports
The ADSP-21061 features two synchronous serial ports that
provide an inexpensive interface to a wide variety of digital and
mixed-signal peripheral devices. The serial ports can operate at
the full clock rate of the processor, providing each with a maximum data rate of up to 50 Mbps. Independent transmit and
receive functions provide greater flexibility for serial communications. Serial port data can be automatically transferred to and
from on-chip memory via DMA. Each of the serial ports offers
TDM multichannel mode.
ADDRESS
ADDRESS
0x0000 0000
0x0040 0000
IOP REGISTERS
INTERNAL
MEMORY
SPACE
NORMAL WORD ADDRESSING
(32-BIT DATA WORDS
48-BIT INSTRUCTION WORDS)
0x0002 0000
BANK 0
0x0004 0000
MS0
SDRAM
(OPTIONAL)
SHORT WORD ADDRESSING
(16-BIT DATA WORDS)
0x0008 0000
INTERNAL MEMORY SPACE
WITH ID = 001
BANK 1
MS1
BANK 2
MS2
BANK 3
MS3
0x0010 0000
INTERNAL MEMORY SPACE
WITH ID = 010
0x0018 0000
MULTIPROCESSOR
MEMORY
SPACE
INTERNAL MEMORY SPACE
WITH ID = 011
0x0012 0000
EXTERNAL
MEMORY
SPACE
INTERNAL MEMORY SPACE
WITH ID = 100
0x0028 0000
INTERNAL MEMORY SPACE
WITH ID = 101
0x0030 0000
INTERNAL MEMORY SPACE
WITH ID = 110
0x0038 0000
BROADCAST WRITE
TO ALL ADSP-21061s
NONBANKED
0x003F FFFF
0x0FFF FFFF
NOTE: BANK SIZES ARE SELECTED BY
MSIZE BITS OF THE SYSCON REGISTER
Figure 4. Memory Map
Rev. D | Page 6 of 52 | May 2013
ADSP-21061/ADSP-21061L
Program Booting
The internal memory of the ADSP-21061 can be booted at system power-up from either an 8-bit EPROM, or a host processor.
Selection of the boot source is controlled by the BMS (boot
memory select), EBOOT (EPROM boot), and LBOOT (host
boot) pins. 32-bit and 16-bit host processors can be used for
booting.
PORTING CODE FROM THE ADSP-21060 OR
ADSP-21062
The ADSP-21061 is pin compatible with the ADSP-21060/
ADSP-21061/ADSP-21062 processors. The ADSP-21061 pins
that correspond to the link port pins of the ADSP-21060/
ADSP-21062 are no-connects.
The ADSP-21061 is object code compatible with the
ADSP-21060/ADSP-21062 processors except for the following
functional elements:
• The ADSP-21061 memory is organized into two blocks
with eight columns that are 4k deep per block. The
ADSP-21060/ADSP-21062 memory has 16 columns per
block.
• Link port functions are not available.
• Handshake external port DMA pins DMAR2 and DMAG2
are assigned to external port DMA Channel 6 instead of
Channel 8.
• 2-D DMA capability of the SPORT is not available.
• The modify registers in SPORT DMA are not
programmable.
On the ADSP-21061, Block 0 starts at the beginning of internal
memory, normal word address 0x0002 0000. Block 1 starts at
the end of Block 0, with contiguous addresses. The remaining
addresses in internal memory are divided into blocks that alias
into Block 1. This allows any code or data stored in Block 1 on
the ADSP-21062 to retain the same addresses on the
ADSP- 21061—these addresses will alias into the actual Block 1
of each processor.
If you develop your application using the ADSP-21062, but will
migrate to the ADSP-21061, use only the first eight columns of
each memory bank. Limit your application to 8k of instructions
or up to 16k of data in each bank of the ADSP-21062, or any
combination of instructions or data that does not exceed the
memory bank.
DEVELOPMENT TOOLS
Analog Devices supports its processors with a complete line of
software and hardware development tools, including integrated
development environments (which include CrossCore® Embedded Studio and/or VisualDSP++®), evaluation products,
emulators, and a wide variety of software add-ins.
Integrated Development Environments (IDEs)
The newest IDE, CrossCore Embedded Studio, is based on the
EclipseTM framework. Supporting most Analog Devices processor families, it is the IDE of choice for future processors,
including multicore devices. CrossCore Embedded Studio
seamlessly integrates available software add-ins to support real
time operating systems, file systems, TCP/IP stacks, USB stacks,
algorithmic software modules, and evaluation hardware board
support packages. For more information visit
www.analog.com/cces.
The other Analog Devices IDE, VisualDSP++, supports processor families introduced prior to the release of CrossCore
Embedded Studio. This IDE includes the Analog Devices VDK
real time operating system and an open source TCP/IP stack.
For more information visit www.analog.com/visualdsp. Note
that VisualDSP++ will not support future Analog Devices
processors.
EZ-KIT Lite Evaluation Board
For processor evaluation, Analog Devices provides wide range
of EZ-KIT Lite® evaluation boards. Including the processor and
key peripherals, the evaluation board also supports on-chip
emulation capabilities and other evaluation and development
features. Also available are various EZ-Extenders®, which are
daughter cards delivering additional specialized functionality,
including audio and video processing. For more information
visit www.analog.com and search on “ezkit” or “ezextender”.
EZ-KIT Lite Evaluation Kits
For a cost-effective way to learn more about developing with
Analog Devices processors, Analog Devices offer a range of EZKIT Lite evaluation kits. Each evaluation kit includes an EZ-KIT
Lite evaluation board, directions for downloading an evaluation
version of the available IDE(s), a USB cable, and a power supply.
The USB controller on the EZ-KIT Lite board connects to the
USB port of the user’s PC, enabling the chosen IDE evaluation
suite to emulate the on-board processor in-circuit. This permits
the customer to download, execute, and debug programs for the
EZ-KIT Lite system. It also supports in-circuit programming of
the on-board Flash device to store user-specific boot code,
enabling standalone operation. With the full version of CrossCore Embedded Studio or VisualDSP++ installed (sold
separately), engineers can develop software for supported EZKITs or any custom system utilizing supported Analog Devices
processors.
Software Add-Ins for CrossCore Embedded Studio
Analog Devices offers software add-ins which seamlessly integrate with CrossCore Embedded Studio to extend its capabilities
and reduce development time. Add-ins include board support
packages for evaluation hardware, various middleware packages, and algorithmic modules. Documentation, help,
configuration dialogs, and coding examples present in these
add-ins are viewable through the CrossCore Embedded Studio
IDE once the add-in is installed.
For C/C++ software writing and editing, code generation, and
debug support, Analog Devices offers two IDEs.
Rev. D | Page 7 of 52 | May 2013
ADSP-21061/ADSP-21061L
Board Support Packages for Evaluation Hardware
RELATED SIGNAL CHAINS
Software support for the EZ-KIT Lite evaluation boards and EZExtender daughter cards is provided by software add-ins called
Board Support Packages (BSPs). The BSPs contain the required
drivers, pertinent release notes, and select example code for the
given evaluation hardware. A download link for a specific BSP is
located on the web page for the associated EZ-KIT or EZExtender product. The link is found in the Product Download
area of the product web page.
A signal chain is a series of signal conditioning electronic components that receive input (data acquired from sampling either
real-time phenomena or from stored data) in tandem, with the
output of one portion of the chain supplying input to the next.
Signal chains are often used in signal processing applications to
gather and process data or to apply system controls based on
analysis of real-time phenomena. For more information about
this term and related topics, see the “signal chain” entry in the
Glossary of EE Terms on the Analog Devices website.
Middleware Packages
Analog Devices separately offers middleware add-ins such as
real time operating systems, file systems, USB stacks, and
TCP/IP stacks. For more information see the following web
pages:
• www.analog.com/ucos3
Analog Devices eases signal processing system development by
providing signal processing components that are designed to
work together well. A tool for viewing relationships between
specific applications and related components is available on the
www.analog.com website.
The Circuits from the LabTM site (www.analog.com/signal
chains) provides:
• www.analog.com/ucfs
• Graphical circuit block diagram presentation of signal
chains for a variety of circuit types and applications
• www.analog.com/ucusbd
• www.analog.com/lwip
• Drill down links for components in each chain to selection
guides and application information
Algorithmic Modules
To speed development, Analog Devices offers add-ins that perform popular audio and video processing algorithms. These are
available for use with both CrossCore Embedded Studio and
VisualDSP++. For more information visit www.analog.com and
search on “Blackfin software modules” or “SHARC software
modules”.
• Reference designs applying best practice design techniques
Designing an Emulator-Compatible DSP Board (Target)
For embedded system test and debug, Analog Devices provides
a family of emulators. On each JTAG DSP, Analog Devices supplies an IEEE 1149.1 JTAG Test Access Port (TAP). In-circuit
emulation is facilitated by use of this JTAG interface. The emulator accesses the processor’s internal features via the
processor’s TAP, allowing the developer to load code, set breakpoints, and view variables, memory, and registers. The
processor must be halted to send data and commands, but once
an operation is completed by the emulator, the DSP system is set
to run at full speed with no impact on system timing. The emulators require the target board to include a header that supports
connection of the DSP’s JTAG port to the emulator.
For details on target board design issues including mechanical
layout, single processor connections, signal buffering, signal termination, and emulator pod logic, see the EE-68: Analog Devices
JTAG Emulation Technical Reference on the Analog Devices
website (www.analog.com)—use site search on “EE-68.” This
document is updated regularly to keep pace with improvements
to emulator support.
ADDITIONAL INFORMATION
This data sheet provides a general overview of the ADSP-21061
architecture and functionality. For detailed information on the
ADSP-21000 Family core architecture and instruction set, refer
to the ADSP- 2106x SHARC User’s Manual.
Rev. D | Page 8 of 52 | May 2013
ADSP-21061/ADSP-21061L
PIN FUNCTION DESCRIPTIONS
ADSP-21061 pin definitions are listed below. All pins are identical on the ADSP-21061 and ADSP-21061L. Inputs identified as
synchronous (S) must meet timing requirements with respect to
CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to
CLKIN (or to TCK for TRST).
Unused inputs should be tied or pulled to VDD or GND, except
for ADDR31-0, DATA47-0, FLAG3-0, SW, and inputs that have
internal pull-up or pull-down resistors (CPA, ACK, DTx, DRx,
TCLKx, RCLKx, TMS, and TDI)—these pins can be left floating. These pins have a logic-level hold circuit that prevents the
input from floating internally.
Table 2. Pin Descriptions
Pin
ADDR31–0
Type
I/O/T
Function
External Bus Address. The ADSP-21061 outputs addresses for external memory and peripherals on these
pins. In a multiprocessor system the bus master outputs addresses for read/write of the internal memory or
IOP registers of other ADSP-21061s. The ADSP-21061 inputs addresses when a host processor or multiprocessing bus master is reading or writing its internal memory or IOP registers.
DATA47–0
I/O/T
External Bus Data. The ADSP-21061 inputs and outputs data and instructions on these pins. 32-bit singleprecision floating-point data and 32-bit fixed-point data is transferred over Bits 47 to 16 of the bus. 40-bit
extended-precision floating-point data is transferred over Bits 47 to 8 of the bus. 16-bit short word data is
transferred over Bits 31 to 16 of the bus. In PROM boot mode, 8-bit data is transferred over Bits 23 to 16. Pullup resistors on unused DATA pins are not necessary.
O/T
Memory Select Lines. These lines are asserted (low) as chip selects for the corresponding banks of external
MS3–0
memory. Memory bank size must be defined in the ADSP-21061’s system control register (SYSCON). The
MS3–0 lines are decoded memory address lines that change at the same time as the other address lines.
When no external memory access is occurring the MS3–0 lines are inactive; they are active however when a
conditional memory access instruction is executed, whether or not the condition is true. MS0 can be used
with the PAGE signal to implement a bank of DRAM memory (Bank 0). In a multiprocessing system the MS3–0
lines are output by the bus master.
RD
I/O/T
Memory Read Strobe. This pin is asserted (low) when the ADSP-21061 reads from external memory devices
or from the internal memory of other ADSP-21061s. External devices (including other ADSP-21061s) must
assert RD to read from the ADSP-21061’s internal memory. In a multiprocessing system RD is output by the
bus master and is input by all other ADSP-21061s.
WR
I/O/T
Memory Write Strobe. This pin is asserted (low) when the ADSP-21061 writes to external memory devices
or to the internal memory of other ADSP-21061s. External devices must assert WR to write to the
ADSP-21061’s internal memory. In a multiprocessing system WR is output by the bus master and is input by
all other ADSP-21061s.
PAGE
O/T
DRAM Page Boundary. The ADSP-21061 asserts this pin to signal that an external DRAM page boundary
has been crossed. DRAM page size must be defined in the ADSP-21061’s memory control register (WAIT).
DRAM can only be implemented in external memory Bank 0; the PAGE signal can only be activated for
Bank 0 accesses. In a multiprocessing system PAGE is output by the bus master.
ADRCLK
O/T
Clock Output Reference. In a multiprocessing system ADRCLK is output by the bus master.
SW
I/O/T
Synchronous Write Select. This signal is used to interface the ADSP-21061 to synchronous memory devices
(including other ADSP-21061s). The ADSP-21061 asserts SW (low) to provide an early indication of an
impending write cycle, which can be aborted if WR is not later asserted (e.g., in a conditional write
instruction). In a multiprocessing system, SW is output by the bus master and is input by all other
ADSP-21061s to determine if the multiprocessor memory access is a read or write. SW is asserted at the same
time as the address output. A host processor using synchronous writes must assert this pin when writing to
the ADSP-21061(s).
A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain,
T = Three-State (when SBTS is asserted, or when the ADSP-21061 is a bus slave)
Rev. D | Page 9 of 52 | May 2013
ADSP-21061/ADSP-21061L
Table 2. Pin Descriptions (Continued)
Pin
ACK
Type
I/O/S
Function
Memory Acknowledge. External devices can deassert ACK (low) to add wait states to an external memory
access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an
external memory access. The ADSP-21061 deasserts ACK as an output to add wait states to a synchronous
access of its internal memory. In a multiprocessing system, a slave ADSP-21061 deasserts the bus master’s
ACK input to add wait state(s) to an access of its internal memory. The bus master has a keeper latch on its
ACK pin that maintains the input at the level to which it was last driven.
I/S
Suspend Bus Three-State. External devices can assert SBTS (low) to place the external bus address, data,
SBTS
selects, and strobes in a high impedance state for the following cycle. If the ADSP-21061 attempts to access
external memory while SBTS is asserted, the processor halts and the memory access is not complete until
SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21061 deadlock, or used
with a DRAM controller.
IRQ2–0
I/A
Interrupt Request Lines. May be either edge-triggered or level-sensitive.
FLAG3–0
I/O/A
Flag Pins. Each is configured via control bits as either an input or output. As an input, they can be tested as
a condition. As an output, they can be used to signal external peripherals.
TIMEXP
O
Timer Expired. Asserted for four cycles when the timer is enabled and TCOUNT decrements to zero.
HBR
I/A
Host Bus Request. This pin must be asserted by a host processor to request control of the ADSP-21061’s
external bus. When HBR is asserted in a multiprocessing system, the ADSP-21061 that is bus master will
relinquish the bus and assert HBG. To relinquish the bus, the ADSP-21061 places the address, data, select,
and strobe lines in a high impedance state. HBR has priority over all ADSP-21061 bus requests BR6–1 in a
multiprocessing system.
HBG
I/O
Host Bus Grant. Acknowledges a bus request, indicating that the host processor may take control of the
external bus. HBG is asserted (held low) by the ADSP-21061 until HBR is released. In a multiprocessing system,
HBG is output by the ADSP-21061 bus master and is monitored by all others.
CS
I/A
Chip Select. Asserted by host processor to select the ADSP-21061.
REDY
O (O/D)
Host Bus Acknowledge. The ADSP-21061 deasserts REDY (low) to add wait states to an asynchronous access
of its internal memory or IOP registers by a host. This pin is an open-drain output (O/D) by default; it can be
programmed in the ADREDY bit of the SYSCON register to be active drive (A/D). REDY will only be output if
the CS and HBR inputs are asserted.
DMAR2–1
I/A
DMA Request 1 (DMA Channel 7) and DMA Request 2 (DMA Channel 6).
DMAG2–1
O/T
DMA Grant 1 (DMA Channel 7) and DMA Grant 2 (DMA Channel 6).
BR6–1
I/O/S
Multiprocessing Bus Requests. Used by multiprocessing ADSP-21061 processors to arbitrate for bus
mastership. An ADSP-21061 only drives its own BRx line (corresponding to the value of its ID2-0 inputs) and
monitors all others. In a multiprocessor system with less than six ADSP-21061s, the unused BRx pins should
be pulled high; the processor’s own BRx line must not be pulled high or low because it is an output.
ID2–0
O (O/D)
Multiprocessing ID. Determines which multiprocessing bus request (BR1– BR6) is used by ADSP-21061.
ID = 001 corresponds to BR1, ID = 010 corresponds to BR2, etc., ID = 000 in single-processor systems. These
lines are a system configuration selection which should be hardwired or changed at reset only.
RPBA
I/S
Rotating Priority Bus Arbitration Select. When RPBA is high, rotating priority for multiprocessor bus
arbitration is selected. When RPBA is low, fixed priority is selected. This signal is a system configuration
selection which must be set to the same value on every ADSP-21061. If the value of RPBA is changed during
system operation, it must be changed in the same CLKIN cycle on every ADSP-21061.
CPA
I/O (O/D)
Core Priority Access. Asserting its CPA pin allows the core processor of an ADSP-21061 bus slave to interrupt
background DMA transfers and gain access to the external bus. CPA is an open-drain output that is
connected to all ADSP-21061s in the system. The CPA pin has an internal 5 k pull-up resistor. If core access
priority is not required in a system, the CPA pin should be left unconnected.
DTx
O
Data Transmit (Serial Ports 0, 1). Each DT pin has a 50 k internal pull-up resistor.
DRx
I
Data Receive (Serial Ports 0, 1). Each DR pin has a 50 k internal pull-up resistor.
TCLKx
I/O
Transmit Clock (Serial Ports 0, 1). Each TCLK pin has a 50 k internal pull-up resistor.
RCLKx
I/O
Receive Clock (Serial Ports 0, 1). Each RCLK pin has a 50 k internal pull-up resistor.
A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain,
T = Three-State (when SBTS is asserted, or when the ADSP-21061 is a bus slave)
Rev. D | Page 10 of 52 | May 2013
ADSP-21061/ADSP-21061L
Table 2. Pin Descriptions (Continued)
Pin
TFSx
RFSx
EBOOT
Type
I/O
I/O
I
LBOOT
BMS
I
I/O/T*
Function
Transmit Frame Sync (Serial Ports 0, 1).
Receive Frame Sync (Serial Ports 0, 1).
EPROM Boot Select. When EBOOT is high, the ADSP-21061 is configured for booting from an 8-bit EPROM.
When EBOOT is low, the LBOOT and BMS inputs determine booting mode. See the table in the BMS pin
description below. This signal is a system configuration selection that should be hardwired.
Link Boot. Must be tied to GND.
Boot Memory Select. Output: Used as chip select for boot EPROM devices (when EBOOT = 1,
LBOOT = 0). In a multiprocessor system, BMS is output by the bus master. Input: When low, indicates that no
booting will occur and that ADSP-21061 will begin executing instructions from external memory. See table
below. This input is a system configuration selection that should be hardwired. *Three-statable only in
EPROM boot mode (when BMS is an output).
EBOOT
LBOOT
BMS
Booting Mode
1
0
Output
EPROM (Connect BMS to EPROM chip select.)
0
0
1(Input)
Host Processor.
0
0
0 (Input)
No Booting. Processor executes from external memory.
CLKIN
I
Clock In. External clock input to the ADSP-21061. The instruction cycle rate is equal to CLKIN. CLKIN may
not be halted, changed, or operated below the minimum specified frequency.
RESET
I/A
Processor Reset. Resets the ADSP-21061 to a known state and begins program execution at the program
memory location specified by the hardware reset vector address. This input must be asserted (low) at
power-up.
TCK
I
Test Clock (JTAG). Provides an asynchronous clock for JTAG boundary scan.
TMS
I/S
Test Mode Select (JTAG). Used to control the test state machine. TMS has a 20 k internal pull-up resistor.
TDI
I/S
Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a 20 k internal pull-up
resistor.
TDO
O
Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST
I/A
Test Reset (JTAG). Resets the test state machine. TRST must be asserted (pulsed low) after power-up or held
low for proper operation of the ADSP-21061. TRST has a 20 k internal pull-up resistor.
EMU
O
Emulation Status. Must be connected to the ADSP-21061 EZ-ICE target board connector only. EMU has a
50 k internal pull-up resistor.
ICSA
O
Reserved. Leave unconnected.
VDD
P
Power Supply. (30 pins). See Operating Conditions (5 V) and Operating Conditions (3.3 V).
GND
G
Power Supply Return. (30 pins)
NC
Do Not Connect. Reserved pins which must be left open and unconnected.
A = Asynchronous, G = Ground, I = Input, O = Output, P = Power Supply, S = Synchronous, (A/D) = Active Drive, (O/D) = Open-Drain,
T = Three-State (when SBTS is asserted, or when the ADSP-21061 is a bus slave)
Rev. D | Page 11 of 52 | May 2013
ADSP-21061/ADSP-21061L
TARGET BOARD CONNECTOR FOR EZ-ICE PROBE
The ADSP-2106x EZ-ICE Emulator uses the IEEE 1149.1 JTAG
test access port of the ADSP-2106x to monitor and control the
target board processor during emulation. The EZ-ICE probe
requires the ADSP-2106x’s CLKIN, TMS, TCK, TDI, TDO, and
GND signals be made accessible on the target system via a
14-pin connector (a 2-row, 7-pin strip header) such as that
shown in Figure 5. The EZ-ICE probe plugs directly onto this
connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the
ADSP-2106x EZ-ICE. The total trace length between the EZICE connector and the farthest device sharing the EZ-ICE JTAG
pin should be limited to 15 inches maximum for guaranteed
operation. This length restriction must include EZ-ICE JTAG
signals that are routed to one or more ADSP-2106x devices, or a
combination of ADSP-2106x devices and other JTAG devices
on the chain.
The JTAG signals are terminated on the EZ-ICE probe as shown
in Table 3.
Table 3. Core Instruction Rate/CLKIN Ratio Selection
Signal
TMS
TCK
TRST1
TDI
TDO
CLKIN
EMU
1
GND
1
2
3
4
5
TMS
7
8
BTCK
TCK
9
BTRST
10
TRST
9
11
12
BTDI
GND
Connecting CLKIN to Pin 4 of the EZ-ICE header is optional.
The emulator only uses CLKIN when directed to perform operations such as starting, stopping, and single-stepping multiple
ADSP-2106xs in a synchronous manner. If you do not need
these operations to occur synchronously on the multiple processors, simply tie Pin 4 of the EZ-ICE header to ground.
6
BTMS
TDI
13
14
TRST is driven low until the EZ-ICE probe is turned on by the emulator at software
startup. After software startup, is driven high.
Figure 6 shows JTAG scan path connections for systems that
contain multiple ADSP-2106x processors.
EMU
GND
KEY (NO PIN)
Termination
Driven Through 22 Resistor (16 mA Driver)
Driven at 10 MHz Through 22 Resistor (16 mA
Driver)
Active Low Driven Through 22 Resistor (16 mA
Driver) (Pulled Up by On-Chip 20 k Resistor)
Driven by 22 Resistor (16 mA Driver)
One TTL Load, Split Termination (160/220)
One TTL Load, Split Termination (160/220)
Active Low, 4.7 k Pull-Up Resistor, One TTL Load
(Open-Drain Output from the DSP)
TDO
TOP VIEW
Figure 5. Target Board Connector For ADSP-2106x EZ-ICE Emulator
(Jumpers in Place)
The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—Pin 3 must be removed from the header. The pins must be
0.025 inch square and at least 0.20 inches in length. Pin spacing
should be 0.1 0.1 inches. Pin strip headers are available from
vendors such as 3M, McKenzie, and Samtec. The BTMS, BTCK,
BTRST, and BTDI signals are provided so that the test access
port can also be used for board-level testing.
If synchronous multiprocessor operations are needed and
CLKIN is connected, clock skew between the multiple
ADSP-21061 processors and the CLKIN pin on the EZ-ICE
header must be minimal. If the skew is too large, synchronous
operations may be off by one or more cycles between processors. For synchronous multiprocessor operation TCK, TMS,
CLKIN, and EMU should be treated as critical signals in terms
of skew, and should be laid out as short as possible on your
board. If TCK, TMS, and CLKIN are driving a large number of
ADSP-21061s (more than eight) in your system, then treat them
as a “clock tree” using multiple drivers to minimize skew. (See
Figure 7 below and “JTAG Clock Tree” and “Clock Distribution” in the “High Frequency Design Considerations” section of
the ADSP-2106x SHARC User’s Manual.)
If synchronous multiprocessor operations are not needed (i.e.,
CLKIN is not connected), just use appropriate parallel termination on TCK and TMS. TDI, TDO, EMU, and TRST are not
critical signals in terms of skew.
When the connector is not being used for emulation, place
jumpers between the Bxxx pins and the xxx pins as shown in
Figure 5. If you are not going to use the test access port for
board testing, tie BTRST to GND and tie or pull up BTCK to
VDD. The TRST pin must be asserted (pulsed low) after powerup (through BTRST on the connector) or held low for proper
operation of the ADSP-2106x. None of the Bxxx pins (Pins 5, 7,
9, and 11) are connected on the EZ-ICE probe.
Rev. D | Page 12 of 52 | May 2013
ADSP-21061/ADSP-21061L
OTHER
JTAG
CONTROLLER
EM U
TR S T
TDO
TDI
TCK
TRST
TCK
TDO
TMS
TDI
T R ST
TMS
TDO
EMU
TDI
TCK
TDI
EZ-ICE
JTAG
CONNECTOR
ADSP-2106x
n
TMS
JTAG
DEVICE
(OPTIONAL)
ADSP-2106x
#1
TCK
TMS
EMU
TRST
TDO
CLKIN
OPTIONAL
Figure 6. JTAG Scan Path Connections for Multiple ADSP-2106x Systems
*
TDI
EMU
*
TDI
TDO
TDI
TDO
TDI
TDO
TDI
TDO
TDI
TDO
TDI
TDO
5k⍀
5k⍀
TCK
TMS
TRST
TDO
CLKIN
EMU
*OPEN-DRAIN DRIVER OR EQUIVALENT, i.e,
Figure 7. JTAG Clock Tree for Multiple ADSP-2106x Systems
Rev. D | Page 13 of 52 | May 2013
SYSTEM
CLKIN
ADSP-21061/ADSP-21061L
ADSP-21061 SPECIFICATIONS
OPERATING CONDITIONS (5 V)
K Grade
Parameter
Description
Min
Nom
Max
Unit
VDD
Supply Voltage
4.75
5.0
5.25
V
Case Operating Temperature
0
85
C
VIH1
1
High Level Input Voltage @ VDD = Max
2.0
VDD + 0.5
V
VIH2
2
High Level Input Voltage @ VDD = Max
2.2
VDD + 0.5
V
Low Level Input Voltage @ VDD = Min
–0.5
+0.8
V
TCASE
VIL 1, 2
1
Applies to input and bidirectional pins: DATA47–0, ADDR31–0, RD, WR, SW, ACK, SBTS, IRQ2–0, FLAG3–0, HGB, CS, DMAR1, DMAR2, BR6–1, ID2–0, RPBA, CPA, TFS0,
TFS1, RFS0, RFS1, EBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1.
2
Applies to input pins: CLKIN, RESET, TRST.
ELECTRICAL CHARACTERISTICS (5 V)
Parameter
Description
Test Conditions
Min
VOH1, 2
High Level Output Voltage
@ VDD = Min, IOH = –2.0 mA
4.1
VOL
Low Level Output Voltage
@ VDD = Min, IOL = 4.0 mA
0.4
V
IIH3, 4
High Level Input Current
@ VDD = Max, VIN = VDD Max
10
μA
3
Low Level Input Current
@ VDD = Max, VIN = 0 V
10
μA
Low Level Input Current
@ VDD = Max, VIN = 0 V
150
μA
IOZH
Three-State Leakage Current
@ VDD = Max, VIN = VDD Max
10
μA
IOZL5
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
10
μA
IOZHP
1, 2
IIL
4
IILP
5, 6, 7, 8
V
Three-State Leakage Current
@ VDD = Max, VIN = VDD Max
350
μA
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
1.5
mA
9
Three-State Leakage Current
@ VDD = Max, VIN = 1.5 V
350
μA
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
4.2
mA
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
150
μA
Input Capacitance
fIN = 1 MHz, TCASE = 25°C, VIN = 2.5 V
4.7
pF
IOZLA
IOZLAR8
6
10, 11
CIN
Unit
7
IOZLC
IOZLS
Max
1
Applies to output and bidirectional pins: DATA47-0, ADDR31-0, 3-0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, TIMEXP, HBG, REDY, DMAG1, DMAG2,
BR6–1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, BMS, TDO, EMU, ICSA.
See “Output Drive Currents” on Page 44 for typical drive current capabilities.
3
Applies to input pins: ACK, SBTS, IRQ2–0, HBR, CS, DMAR1, DMAR2, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.
4
Applies to input pins with internal pull-ups:DR0, DR1, TRST, TMS, TDI, EMU.
5
Applies to three-statable pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, HBG, REDY, DMAG1, DMAG2, BMS, BR6–1, TFSx, RFSx,
TDO, EMU. (Note that ACK is pulled up internally with 2 k during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-21061 is not requesting bus
mastership.)
6
Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.
7
Applies to CPA pin.
8
Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-21061L
is not requesting bus mastership).
9
Applies to ACK pin when keeper latch enabled.
10
Applies to all signal pins.
11
Guaranteed but not tested.
2
Rev. D | Page 14 of 52 | May 2013
ADSP-21061/ADSP-21061L
INTERNAL POWER DISSIPATION (5 V)
These specifications apply to the internal power portion of VDD
only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For
Operation
Instruction Type
Instruction Fetch
Core Memory Access
Internal Memory DMA
a complete discussion of the code used to measure power dissipation, see the technical note “SHARC Power Dissipation
Measurements.”
Specifications are based on the operating scenarios:
Peak Activity (IDDINPEAK)
Multifunction
Cache
2 per Cycle (DM and PM)
1 per Cycle
High Activity (IDDINHIGH)
Multifunction
Internal Memory
1 per Cycle (DM)
1 per 2 Cycles
Low Activity (IDDINLOW)
Single Function
Internal Memory
None
1 per 2 Cycles
To estimate power consumption for a specific application, use
the following equation where % is the amount of time your program spends in that state:
%PEAK IDDINPEAK + %HIGH IDDINHIGH + %LOW IDDINLOW +
%IDLE IDDIDLE = power consumption
Parameter
IDDINPEAK Supply Current (Internal)1
IDDINHIGH Supply Current (Internal)2
IDDINLOW Supply Current (Internal)3
IDDIDLE Supply Current (Idle)4
IDDIDLE Supply Current (Idle16)5
Test Conditions
tCK = 30 ns, VDD = Max
tCK = 25 ns, VDD = Max
tCK = 20 ns, VDD = Max
tCK = 30 ns, VDD = Max
tCK = 25 ns, VDD = Max
tCK = 20 ns, VDD = Max
tCK = 30 ns, VDD = Max
tCK = 25 ns, VDD = Max
tCK = 20 ns, VDD = Max
VDD = Max
VDD = Max
1
Max
595
680
850
460
540
670
270
320
390
200
55
Unit
mA
mA
mA
mA
mA
mA
mA
mA
The test program used to measure IDDINPEAK represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power
measurements made using typical applications are less than specified.
IDDINHIGH is a composite average based on a range of high activity code. IDDINLOW is a composite average based on a range of low activity code.
3
IDDINLOW is a composite average based on a range of low activity code.
4
Idle denotes ADSP-21061L state during execution of IDLE instruction.
5
Idle16 denotes ADSP-2106x state during execution of IDLE16 instruction.
2
Rev. D | Page 15 of 52 | May 2013
ADSP-21061/ADSP-21061L
EXTERNAL POWER DISSIPATION (5 V)
Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output
drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved.
Internal power dissipation is calculated in the following way:
PINT = IDDIN VDD
The load capacitance should include the processor’s package
capacitance (CIN). The switching frequency includes driving
the load high and then back low. Address and data pins can
drive high and low at a maximum rate of 1/(2tCK). The write
strobe can switch every cycle at a frequency of 1/tCK. Select pins
switch at 1/(2tCK), but selects can switch on each cycle.
Example: Estimate PEXT with the following assumptions:
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on:
• A system with one bank of external data memory RAM
(32-bit)
—the number of output pins that switch during each cycle
(O)
• Four 128k 8 RAM chips are used, each with a load of
10 pF
—the maximum frequency at which they can switch (f)
• External data memory writes occur every other cycle, a rate
of 1/(4tCK), with 50% of the pins switching
—their load capacitance (C)
• The instruction cycle rate is 40 MHz (tCK = 25 ns)
—their voltage swing (VDD)
The PEXT equation is calculated for each class of pins that can
drive:
and is calculated by:
PEXT = O C VDD2 f
Table 4. External Power Calculations
Pin Type
Address
MS0
WR
Data
ADDRCLK
PEXT = 0.167 W
No. of Pins
15
1
1
32
1
% Switching
50
0
—
50
—
C
44.7 pF
44.7 pF
44.7 pF
14.7 pF
4.7 pF
f
10 MHz
10 MHz
20 MHz
10 MHz
20 MHz
A typical power consumption can now be calculated for these
conditions by adding a typical internal power dissipation:
PTOTAL = PEXT + (IDDIN2 5.0 V)
Note that the conditions causing a worst-case PEXT are different
from those causing a worst-case PINT. Maximum PINT cannot
occur while 100% of the output pins are switching from all ones
to all zeros. Note also that it is not common for an application to
have 100% or even 50% of the outputs switching
simultaneously.
Rev. D | Page 16 of 52 | May 2013
VDD2
25 V
25 V
25 V
25 V
25 V
= PEXT
= 0.084 W
= 0.000 W
= 0.022 W
= 0.059 W
= 0.002 W
ADSP-21061/ADSP-21061L
ADSP-21061L SPECIFICATIONS
OPERATING CONDITIONS (3.3 V)
A Grade
K Grade
Parameter
Description
Min
Nom
Max
Min
Nom
Max
Unit
VDD
Supply Voltage
3.15
3.3
3.45
3.15
3.3
3.45
V
Case Operating Temperature
–40
+85
0
+85
C
VIH1
1
High Level Input Voltage @ VDD = Max
2.0
VDD + 0.5
2.0
VDD + 0.5
V
VIH2
2
High Level Input Voltage @ VDD = Max
2.2
VDD + 0.5
2.2
VDD + 0.5
V
Low Level Input Voltage @ VDD = Min
–0.5
+0.8
–0.5
+0.8
V
TCASE
VIL 1, 2
1
Applies to input and bidirectional pins: DATA47–0, ADDR31–0, RD, WR, SW, ACK, SBTS, IRQ2–0, FLAG3–0, HGB, CS, DMAR1, DMAR2, BR6–1, ID2–0, RPBA, CPA, TFS0,
TFS1, RFS0, RFS1, EBOOT, BMS, TMS, TDI, TCK, HBR, DR0, DR1, TCLK0, TCLK1, RCLK0, RCLK1
2
Applies to input pins: CLKIN, RESET, TRST
ELECTRICAL CHARACTERISTICS (3.3 V)
Parameter
Description
Test Conditions
Min
VOH1,2
High Level Output Voltage
@ VDD = Min, IOH = –2.0 mA
2.4
VOL
Low Level Output Voltage
@ VDD = Min, IOL = 4.0 mA
0.4
V
IIH3, 4
High Level Input Current
@ VDD = Max, VIN = VDD Max
10
μA
3
Low Level Input Current
@ VDD = Max, VIN = 0 V
10
μA
Low Level Input Current
@ VDD = Max, VIN = 0 V
150
μA
IOZH
Three-State Leakage Current
@ VDD = Max, VIN = VDD Max
10
μA
IOZL5
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
10
μA
IOZHP
1, 2
IIL
4
IILP
5, 6, 7, 8
V
Three-State Leakage Current
@ VDD = Max, VIN = VDD Max
350
μA
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
1.5
mA
9
Three-State Leakage Current
@ VDD = Max, VIN = 1.5 V
350
μA
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
4.2
mA
Three-State Leakage Current
@ VDD = Max, VIN = 0 V
150
μA
Input Capacitance
fIN = 1 MHz, TCASE = 25°C, VIN = 2.5 V
4.7
pF
IOZLA
IOZLAR8
6
10, 11
CIN
Unit
7
IOZLC
IOZLS
Max
1
Applies to output and bidirectional pins: DATA47–0, ADDR31–0, 3-0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3-0, TIMEXP, HBG, REDY, DMAG1, DMAG2,
BR6–1, CPA, DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, BMS, TDO, EMU, ICSA.
See “Output Drive Currents” on Page 45 for typical drive current capabilities.
3
Applies to input pins: ACK, SBTS, IRQ2–0, HBR, CS, DMAR1, DMAR2, ID2–0, RPBA, EBOOT, LBOOT, CLKIN, RESET, TCK.
4
Applies to input pins with internal pull-ups: DR0, DR1, TRST, TMS, TDI, EMU.
5
Applies to three-statable pins: DATA47–0, ADDR31–0, MS3–0, RD, WR, PAGE, ADRCLK, SW, ACK, FLAG3–0, HBG, REDY, DMAG1, DMAG2, BMS, BR6–1, TFSx, RFSx,
TDO, EMU. (Note that ACK is pulled up internally with 2 k during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-21061 is not requesting bus
mastership.)
6
Applies to three-statable pins with internal pull-ups: DT0, DT1, TCLK0, TCLK1, RCLK0, RCLK1.
7
Applies to CPA pin.
8
Applies to ACK pin when pulled up. (Note that ACK is pulled up internally with 2 k during reset in a multiprocessor system, when ID2–0 = 001 and another ADSP-21061L
is not requesting bus mastership).
9
Applies to ACK pin when keeper latch enabled.
10
Applies to all signal pins.
11
Guaranteed but not tested.
2
Rev. D | Page 17 of 52 | May 2013
ADSP-21061/ADSP-21061L
INTERNAL POWER DISSIPATION (3.3 V)
These specifications apply to the internal power portion of VDD
only. See the Power Dissipation section of this data sheet for calculation of external supply current and total supply current. For
Operation
Instruction Type
Instruction Fetch
Core memory Access
Internal Memory DMA
a complete discussion of the code used to measure power dissipation, see the technical note “SHARC Power Dissipation
Measurements.”
Specifications are based on the operating scenarios:
Peak Activity (IDDINPEAK)
Multifunction
Cache
2 per Cycle (DM and PM)
1 per Cycle
High Activity (IDDINHIGH)
Multifunction
Internal Memory
1 per Cycle (DM)
1 per 2 Cycles
Low Activity (IDDINLOW)
Single Function
Internal Memory
None
1 per 2 Cycles
To estimate power consumption for a specific application, use
the following equation where % is the amount of time your program spends in that state:
%PEAK IDDINPEAK + %HIGH IDDINHIGH + %LOW IDDINLOW + %IDLE
IDDIDLE = power consumption
Parameter
IDDINPEAK Supply Current (Internal)1
IDDINHIGH Supply Current (Internal)2
IDDINLOW Supply Current (Internal)3
IDDIDLE Supply Current (Idle)4
IDDIDLE Supply Current (Idle)5
Test Conditions
tCK = 25 ns, VDD = Max
tCK = 22.5 ns, VDD = Max
tCK = 25 ns, VDD = Max
tCK = 22.5 ns, VDD = Max
tCK = 25 ns, VDD = Max
tCK = 22.5 ns, VDD = Max
VDD = Max
VDD = Max
1
Max
480
535
380
425
220
245
180
50
Unit
mA
mA
mA
mA
mA
mA
mA
mA
The test program used to measure IDDINPEAK represents worst-case processor operation and is not sustainable under normal application conditions. Actual internal power
measurements made using typical applications are less than specified.
2
IDDINHIGH is a composite average based on a range of high activity code. IDDINLOW is a composite average based on a range of low activity code.
3
IDDINLOW is a composite average based on a range of low activity code.
4
Idle denotes ADSP-21061L state during execution of IDLE instruction.
5
Idle16 denotes ADSP-21061L state during execution of IDLE16 instruction.
Rev. D | Page 18 of 52 | May 2013
ADSP-21061/ADSP-21061L
EXTERNAL POWER DISSIPATION (3.3 V)
The load capacitance should include the processor’s package
capacitance (CIN). The switching frequency includes driving
the load high and then back low. Address and data pins can
drive high and low at a maximum rate of 1/(2tCK). The write
strobe can switch every cycle at a frequency of 1/tCK. Select pins
switch at 1/(2tCK), but selects can switch on each cycle.
Total power dissipation has two components, one due to internal circuitry and one due to the switching of external output
drivers. Internal power dissipation is dependent on the instruction execution sequence and the data operands involved.
Internal power dissipation is calculated in the following way:
PINT = IDDIN VDD
Example: Estimate PEXT with the following assumptions:
The external component of total power dissipation is caused by
the switching of output pins. Its magnitude depends on:
• A system with one bank of external data memory RAM
(32-bit)
—the number of output pins that switch during each cycle
(O)
• Four 128k 8 RAM chips are used, each with a load of
10 pF
—the maximum frequency at which they can switch (f)
• External data memory writes occur every other cycle, a rate
of 1/(4tCK), with 50% of the pins switching
—their load capacitance (C)
• The instruction cycle rate is 40 MHz (tCK = 25 ns)
—their voltage swing (VDD)
The PEXT equation is calculated for each class of pins that can
drive:
and is calculated by:
PEXT = O C VDD2 f
Table 5. External Power Calculations
Pin Type
Address
MS0
WR
Data
ADDRCLK
PEXT = 0.074 W
No. of Pins
15
1
1
32
1
% Switching
50
0
—
50
—
C
44.7 pF
44.7 pF
44.7 pF
14.7 pF
4.7 pF
f
10 MHz
10 MHz
20 MHz
10 MHz
20 MHz
A typical power consumption can now be calculated for these
conditions by adding a typical internal power dissipation:
PTOTAL = PEXT + (IDDIN2 3.3 V)
Note that the conditions causing a worst-case PEXT are different
from those causing a worst-case PINT. Maximum PINT cannot
occur while 100% of the output pins are switching from all ones
to all zeros. Note also that it is not common for an application to
have 100% or even 50% of the outputs switching
simultaneously.
Rev. D | Page 19 of 52 | May 2013
VDD2
10.9 V
10.9 V
10.9 V
10.9 V
10.9 V
= PEXT
= 0.037 W
= 0.000 W
= 0.010 W
= 0.026 W
= 0.001 W
ADSP-21061/ADSP-21061L
ABSOLUTE MAXIMUM RATINGS
Stresses greater than those listed below may cause permanent
damage to the device. These are stress ratings only; functional
operation of the device at these or any other conditions greater
Parameter
Supply Voltage (VDD)
Input Voltage
Output Voltage Swing
Load Capacitance
Storage Temperature Range
Lead Temperature (5 seconds)
Junction Temperature Under Bias
5V
–0.3 V to +7.0 V
–0.5 V to VDD +0.5 V
–0.5 V to VDD +0.5 V
200 pF
–65C to +150C
280C
130C
ESD CAUTION
3.3 V
–0.3 V to +4.6 V
–0.5 V to VDD +0.5 V
–0.5 V to VDD +0.5 V
200 pF
–65C to +150C
280C
130C
TIMING SPECIFICATIONS
ESD (electrostatic discharge) sensitive device.
Charged devices and circuit boards can discharge
without detection. Although this product features
patented or proprietary protection circuitry, damage
may occur on devices subjected to high energy ESD.
Therefore, proper ESD precautions should be taken to
avoid performance degradation or loss of functionality.
PACKAGE MARKING INFORMATION
The information presented in Figure 8 provides details about
the package branding for the ADSP-21061 processor. For a
complete listing of product availability, see Ordering Guide on
Page 52.
ADSP-21061
tppZccc
vvvvvv.x n.n
yyww country_of_origin
S
Figure 8. Typical Package Marking (Actual Marking Format May Vary)
Table 6. Package Brand Information
The timing specifications shown are based on a CLKIN frequency of 50 MHz (tCK = 20 ns). The DT derating enables the
calculation of timing specifications within the min to max range
of the tCK specification (see Table 7). DT is the difference
between the derated CLKIN period (tCK) and a CLKIN period of
25 ns:
DT = tCK – 20 ns
Use the exact timing information given. Do not attempt to
derive parameters from the addition or subtraction of others.
While addition or subtraction would yield meaningful results
for an individual device, the values given in this data sheet
reflect statistical variations and worst cases. Consequently, you
cannot meaningfully add parameters to derive longer times.
For voltage reference levels, see Figure 29 under Test
Conditions.
Timing Requirements apply to signals that are controlled by circuitry external to the processor, such as the data input for a read
operation. Timing requirements guarantee that the processor
operates correctly with other devices. (O/D) = Open Drain,
(A/D) = Active Drive.
a
Brand Key
t
pp
Z
ccc
vvvvvv.x
n.n
yyww
than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect device reliability.
Switching Characteristics specify how the processor changes its
signals. You have no control over this timing—circuitry external
to the processor must be designed for compatibility with these
signal characteristics. Switching characteristics tell you what the
processor will do in a given circumstance. You can also use
switching characteristics to ensure that any timing requirement
of a device connected to the processor (such as memory) is
satisfied.
Field Description
Temperature Range
Package Type
Lead Free Option
See Ordering Guide
Assembly Lot Code
Silicon Revision
Date Code
Rev. D | Page 20 of 52 | May 2013
ADSP-21061/ADSP-21061L
Clock Input
Table 7. Clock Input
Parameter
Timing Requirements
tCK
CLKIN Period
tCKL
CLKIN Width Low
tCKH
CLKIN Width High
tCKRF
CLKIN Rise/Fall (0.4 V to 2.0 V)
ADSP-21061
50 MHz, 5 V
Min
Max
ADSP-21061L
44 MHz, 3.3 V
Min
Max
ADSP-21061/
ADSP-21061L
40 MHz,
5 V and 3.3 V
Min
Max
20
7
5
22.5
7
5
25
7
5
100
100
3
100
3
3
ADSP-21061
33 MHz, 5 V
Min
Max
30
7
5
Unit
100
ns
ns
ns
ns
3
tCK
CLKIN
tCKH
tCKL
Figure 9. Clock Input
Reset
Table 8. Reset
Parameter
Timing Requirements
tWRST
RESET Pulse Width Low1
tSRST
RESET Setup Before CLKIN High2
Min
5 V and 3.3 V
Max
4tCK
14 + DT/2
tCK
1
Unit
ns
ns
Applies after the power-up sequence is complete. At power-up, the processor’s internal phase-locked loop requires no more than 100 μs while RESET is low, assuming stable
VDD and CLKIN (not including startup time of external clock oscillator).
2
Only required if multiple ADSP-21061s must come out of reset synchronous to CLKIN with program counters (PC) equal. Not required for multiple ADSP-21061s communicating over the shared bus (through the external port), because the bus arbitration logic automatically synchronizes itself after reset.
CLKIN
tWRST
RESET
Figure 10. Reset
Rev. D | Page 21 of 52 | May 2013
tSRST
ADSP-21061/ADSP-21061L
Interrupts
Table 9. Interrupts
Parameter
Timing Requirements
tSIR
IRQ2–0 Setup Before CLKIN High1
tHIR
IRQ2–0 Hold Before CLKIN High1
tIPW
IRQ2–0 Pulsewidth2
1
2
5 V and 3.3 V
Max
Min
18 + 3DT/4
12 + 3DT/4
2+tCK
Unit
ns
ns
ns
Only required for IRQx recognition in the following cycle.
Applies only if tSIR and tHIR requirements are not met.
CLKIN
tSIR
tHIR
IRQ2–0
tIPW
Figure 11. Interrupts
Timer
Table 10. Timer
Parameter
Switching Characteristic
tDTEX
CLKIN High to TIMEXP
Min
5 V and 3.3 V
Max
15
CLKIN
tDTEX
tDTEX
TIMEXP
Figure 12. Timer
Rev. D | Page 22 of 52 | May 2013
Unit
ns
ADSP-21061/ADSP-21061L
Flags
Table 11. Flags
Parameter
Timing Requirements
tSFI
FLAG3–0 IN Setup Before CLKIN High1
tHFI
FLAG3–0 IN Hold After CLKIN High1
tDWRFI
FLAG3–0 IN Delay After RD/WR Low1
tHFIWR
FLAG3–0 IN Hold After RD/WR Deasserted1
Switching Characteristics
FLAG3–0 OUT Delay After CLKIN High
tDFO
tHFO
FLAG3–0 OUT Hold After CLKIN High
tDFOE
CLKIN High to FLAG3–0 OUT Enable
tDFOD
CLKIN High to FLAG3–0 OUT Disable
1
Min
5 V and 3.3 V
Max
8 + 5DT/16
0 – 5DT/16
5 + 7DT/16
0
16
4
3
14
Flag inputs meeting these setup and hold times for Instruction Cycle N will affect conditional instructions in Instruction Cycle N+2.
CLKIN
tDFOE
tDFO
tDFO
tHFO
FLAG3–0 OUT
FLAG OUTPUT
CLKIN
tSFI
tHFI
FLAG3–0 IN
tDWRFI
tHFIWR
RD WR
FLAG INPUT
Figure 13. Flags
Rev. D | Page 23 of 52 | May 2013
tDFOD
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ADSP-21061/ADSP-21061L
bus master accessing external memory space in asynchronous
access mode. Note that timing for ACK, DATA, RD, WR, and
DMAGx strobe timing parameters only applies to asynchronous
access mode.
Memory Read—Bus Master
Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the ADSP-21061 is the
Table 12. Memory Read—Bus Master
5 V and 3.3 V
Parameter
Min
Max
Timing Requirements
tDAD
Address, Selects Delay to Data Valid1, 2
18 + DT+W
tDRLD
RD Low to Data Valid1
12 + 5DT/8 + W
3
tHDA
Data Hold from Address, Selects
0.5
tHDRH
Data Hold from RD High3
2.0
tDAAK
ACK Delay from Address, Selects2, 4
15 + 7DT/8 + W
4
ACK Delay from RD Low
8 + DT/2 + W
tDSAK
Switching Characteristics
tDRHA
Address, Selects Hold After RD High
0+H
2
tDARL
Address, Selects to RD Low
2 + 3DT/8
tRW
RD Pulse Width
12.5 + 5DT/8 + W
tRWR
RD High to WR, RD, DMAGx Low
8 + 3DT/8 + HI
Address, Selects Setup Before ADRCLK High2
0 + DT/4
tSADADC
W = (number of wait states specified in WAIT register) ⴛ tCK.
HI = tCK (if an address hold cycle or bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
H = tCK (if an address hold cycle occurs as specified in WAIT register; otherwise H = 0).
1
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Data delay/setup: user must meet tDAD or tDRLD or synchronous spec tSSDATI.
The falling edge of MSx, SW, BMS is referenced.
3
Data hold: user must meet tHDA or tHDRH or synchronous spec tHSDATI. See Example System Hold Time Calculation on Page 43 for the calculation of hold times given capacitive
and dc loads.
4
ACK delay/setup: user must meet tDAAK or tDSAK or synchronous specification tSACKC (Table 13 on Page 25) for deassertion of ACK (Low), all three specifications must be met
for assertion of ACK (High).
2
ADDRESS
MSX, SW
BMS
tDARL
tRW
tDRHA
RD
tHDA
tDRLD
tDAD
tHDRH
DATA
tDSAK
tRWR
tDAAK
ACK
WR, DMAG
tSADADC
ADDRCLK
(OUT)
Figure 14. Memory Read—Bus Master
Rev. D | Page 24 of 52 | May 2013
ADSP-21061/ADSP-21061L
Memory Write—Bus Master
Use these specifications for asynchronous interfacing to memories (and memory-mapped peripherals) without reference to
CLKIN. These specifications apply when the ADSP-21061 is the
bus master accessing external memory space in asynchronous
access mode. Note that timing for ACK, DATA, RD, WR, and
DMAGx strobe timing parameters only applies to asynchronous
access mode.
Table 13. Memory Write—Bus Master
5 V and 3.3 V
Parameter
Min
Max
Timing Requirements
tDAAK
ACK Delay from Address, Selects1, 2
15 + 7DT/8 + W
tDSAK
ACK Delay from WR Low1
8 + DT/2 + W
Switching Characteristics
tDAWH
Address, Selects to WR Deasserted2
17 + 15DT/16 + W
tDAWL
Address, Selects to WR Low2
3 + 3DT/8
WR Pulse Width
13 + 9DT/16 + W
tWW
tDDWH
Data Setup Before WR High
7 + DT/2 + W
tDWHA
Address Hold After WR Deasserted
1 + DT/16 + H
tDATRWH Data Disable After WR Deasserted3
1 + DT/16 +H
6 + DT/16+H
tWWR
WR High to WR, RD, DMAGx Low
8 + 7DT/16 + H
tDDWR
Data Disable Before WR or RD Low
5 + 3DT/8 + I
WR Low to Data Enabled
–1 + DT/16
tWDE
tSADADC Address, Selects to ADRCLK High2
0 + DT/4
W = (number of wait states specified in WAIT register) × tCK.
H = tCK (if an address hold cycle occurs, as specified in WAIT register; otherwise H = 0).
I = tCK (if a bus idle cycle occurs, as specified in WAIT register; otherwise I = 0).
1
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ACK delay/setup: User must meet tDAAK or tDSAK or synchronous specification tSAKC for deassertion of ACK (low), all three specifications must be met for assertion of ACK
(high).
The falling edge of MSx, SW, BMS is referenced.
3
For more information, see Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.
2
ADDRESS
MSX, SW
BMS
tDAWH
tDAWL
tDWHA
tWW
WR
tWWR
tWDE
tDDWH
tDATRWH
DATA
tDSAK
tDAAK
ACK
RD, DMAG
tSADADC
ADRCLK
(OUT)
Figure 15. Memory Write—Bus Master
Rev. D | Page 25 of 52 | May 2013
tDDWR
ADSP-21061/ADSP-21061L
Synchronous Read/Write—Bus Master
Use these specifications for interfacing to external memory systems that require CLKIN—relative timing or for accessing a
slave ADSP-21061 (in multiprocessor memory space). These
synchronous switching characteristics are also valid during
asynchronous memory reads and writes except where noted (see
Memory Read—Bus Master on Page 24 and Memory Write—
Bus Master on Page 25). When accessing a slave ADSP-21061,
these switching characteristics must meet the slave’s timing
requirements for synchronous read/writes (see Synchronous
Read/Write—Bus Slave on Page 28). The slave ADSP-21061
must also meet these (bus master) timing requirements for data
and acknowledge setup and hold times.
Table 14. Synchronous Read/Write—Bus Master
Parameter
Timing Requirements
tSSDATI
Data Setup Before CLKIN
(50 MHz, tCK = 20 ns)1
tHSDATI
Data Hold After CLKIN
tDAAK
ACK Delay After Address, Selects2, 3
tSACKC
ACK Setup Before CLKIN3
tHACK
ACK Hold After CLKIN
Switching Characteristics
tDADRO
Address, MSx, BMS, SW Delay After CLKIN2
Address, MSx, BMS, SW Hold After CLKIN
tHADRO
tDPGC
PAGE Delay After CLKIN
tDRDO
RD High Delay After CLKIN
tDWRO
WR High Delay After CLKIN
(50 MHz, tCK = 20 ns)
tDRWL
RD/WR Low Delay After CLKIN
tSDDATO
Data Delay After CLKIN
tDATTR
Data Disable After CLKIN4
tDADCCK
ADRCLK Delay After CLKIN
tADRCK
ADRCLK Period
ADRCLK Width High
tADRCKH
tADRCKL
ADRCLK Width Low
1
Min
5 V and 3.3 V
Max
2 + DT/8
1.5 + DT/8
3.5 – DT/8
ns
15 + 7DT/8 + W
6.5+DT/4
–1 – DT/4
6.5 – DT/8
–1 – DT/8
9 + DT/8
–1.5 – DT/8
–2.5 – 3DT/16
–1.5 – 3DT/16
8 + DT/4
0 – DT/8
4 + DT/8
tCK
(tCK /2 – 2)
(tCK /2 – 2)
Unit
16 + DT/8
4 – DT/8
4 – 3DT/16
4 – 3DT/16
12 + DT/4
19 + 5DT/16
7 – DT/8
10 + DT/8
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at tCK < 25 ns. For all other devices, use the preceding timing specification of the same name.
The falling edge of MSx, SW, BMS is referenced.
3
ACK delay/setup: User must meet tDAAK or tDSAK or synchronous specification tSAKC for deassertion of ACK (low), all three specifications must be met for assertion of ACK
(high).
4
See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.
2
Rev. D | Page 26 of 52 | May 2013
ADSP-21061/ADSP-21061L
CLKIN
tADRCK
tDADCCK
tADRCKH
tDADRO
tDAAK
tADRCKL
ADDRCLK
tHADRO
ADDRESS, BMS,
SW, MSx
tDPGC
PAGE
tHACK
tSACKC
ACK
(IN)
READ CYCLE
tDRWL
tDRDO
RD
tSSDATI
tHSDATI
DATA (IN)
WRITE CYCLE
tDRWL
tDWRO
WR
tDATTR
tSDDATO
DATA
(OUT)
Figure 16. Synchronous Read/Write—Bus Master
Rev. D | Page 27 of 52 | May 2013
ADSP-21061/ADSP-21061L
Synchronous Read/Write—Bus Slave
Use these specifications for ADSP-21061 bus master accesses of
a slave’s IOP registers or internal memory (in multiprocessor
memory space). The bus master must meet these (bus slave)
timing requirements.
Table 15. Synchronous Read/Write—Bus Slave
Parameter
Timing Requirements
tSADRI
tHADRI
tSRWLI
tHRWLI
Min
Address, SW Setup Before CLKIN
Address, SW Hold After CLKIN
RD/WR Low Setup Before CLKIN1
RD/WR Low Hold After CLKIN
44 MHz/50 MHz2
tRWHPI
RD/WR Pulse High
tSDATWH
Data Setup Before WR High
tHDATWH
Data Hold After WR High
Switching Characteristics
tSDDATO
Data Delay After CLKIN
Data Disable After CLKIN3
tDATTR
tDACKAD
ACK Delay After Address, SW4
tACKTR
ACK Disable After CLKIN2
1
5 V and 3.3 V
Max
14 + DT/2
5 + DT/2
8.5 + 5DT/16
–4 – 5DT/16
–3.5 – 5DT/16
3
3
1
0 – DT/8
–1 – DT/8
8 + 7DT/16
8 + 7DT/16
Unit
ns
ns
ns
ns
ns
ns
ns
19 + 5DT/16
7 – DT/8
8
6 – DT/8
ns
ns
ns
ns
tSRWLI (min) = 9.5 + 5DT/16 when multiprocessor memory space wait state (MMSWS bit in WAIT register) is disabled; when MMSWS is enabled, tSRWLI (min)= 4 + DT/8.
2
This specification applies to the ADSP-21061LKS-176 (3.3 V, 44 MHz) and the ADSP-21061KS-200 (5 V, 50 MHz), operating at tCK < 25 ns. For all other devices, use the
preceding timing specification of the same name.
3
See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.
4
tDACKAD is true only if the address and SW inputs have setup times (before CLKIN) greater than 10 + DT/8 and less than 19 + 3DT/4. If the address and inputs have setup
times greater than 19 + 3DT/4, then ACK is valid 14 + DT/4 (max) after CLKIN. A slave that sees an address with an M field match will respond with ACK regardless of
the state of MMSWS or strobes. A slave will three-state ACK every cycle with tACKTR.
Rev. D | Page 28 of 52 | May 2013
ADSP-21061/ADSP-21061L
CLKIN
tS A DR I
tHA D RI
ADDRESS, SW
t AC K TR
t D AC K AD
ACK
t SR WLI
READ ACCESS
tH RW L I
t R W HP I
RD
t D AT T R
tSD D AT O
DATA
(OU T)
WRITE ACCESS
tH RW L I
t SR W LI
t R WH PI
WR
DATA
(IN)
t S D AT WH
Figure 17. Synchronous Read/Write—Bus Slave
Rev. D | Page 29 of 52 | May 2013
t H D ATW H
ADSP-21061/ADSP-21061L
Multiprocessor Bus Request and Host Bus Request
Use these specifications for passing of bus mastership between
multiprocessing ADSP-21061s (BRx) or a host processor, both
synchronous and asynchronous (HBR, HBG).
Table 16. Multiprocessor Bus Request and Host Bus Request
Parameter
Timing Requirements
tHBGRCSV
HBG Low to RD/WR/CS Valid1
tSHBRI
HBR Setup Before CLKIN2
tHHBRI
HBR Hold After CLKIN2
tSHBGI
HBG Setup Before CLKIN
tHHBGI
HBG Hold After CLKIN High
BRx, CPA Setup Before CLKIN3
tSBRI
tHBRI
BRx, CPA Hold After CLKIN High
tSRPBAI
RPBA Setup Before CLKIN
tHRPBAI
RPBA Hold After CLKIN
Switching Characteristics
tDHBGO
HBG Delay After CLKIN
HBG Hold After CLKIN
tHHBGO
tDBRO
BRx Delay After CLKIN
tHBRO
BRx Hold After CLKIN
tDCPAO
CPA Low Delay After CLKIN4
tTRCPA
CPA Disable After CLKIN
tDRDYCS
REDY (O/D) or (A/D) Low from CS and HBR Low5, 6
tTRDYHG
REDY (O/D) Disable or REDY (A/D) High from HBG5, 7
REDY (A/D) Disable from CS or HBR High5
tARDYTR
1
Min
5 V and 3.3 V
Max
20 + 5DT/4
20 + 3DT/4
14 + 3DT/4
13 + DT/2
6 + DT/2
13 + DT/2
6 + DT/2
20 + 3DT/4
12 + 3DT/4
7 – DT/8
–2 – DT/8
5.5 – DT/8
–2 – DT/8
–2 – DT/8
6.5 – DT/8
4.5 – DT/8
8
44 + 27DT/16
10
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
For first asynchronous access after HBR and CS asserted, ADDR31-0 must be a non-MMS value 1/2 tCK before RD or WR goes low or by tHBGRCSV after HBG goes low. This is
easily accomplished by driving an upper address signal high when HBG is asserted. See the “Host Processor Control of the ADSP-21061” section in the ADSP-2106x SHARC
User’s Manual.
2
Only required for recognition in the current cycle.
3
CPA assertion must meet the setup to CLKIN; deassertion does not need to meet the setup to CLKIN.
4
For the ADSP-21061L (3.3 V), this specification is 8.5 – DT/8 ns max.
5
(O/D) = open drain, (A/D) = active drive.
6
For the ADSP-21061L (3.3 V), this specification is 12 ns max.
7
For the ADSP-21061L (3.3 V), this specification is 40 + 23DT/16 ns min.
Rev. D | Page 30 of 52 | May 2013
ADSP-21061/ADSP-21061L
CLKIN
tSHBRI
tHHBRI
HBR
tDHBGO
tHHBGO
HBG(OUT)
tDBRO
tHBRO
BRx (OUT)
tTRCPA
tDCPAO
CPA (OUT, O/D)
tSHBGI
tHHBGI
HBG (IN)
tSBRI
tHBRI
BRx, CPA (IN, O/D)
tSRPBAI
tHRPBAI
RPBA
HBR
CS
tTRDYHG
tDRDYCS
REDY
(O/D)
tARDYTR
REDY
(A/D)
tHBGRCSV
HBG(OUT)
RD
WR
CS
O/D = OPEN-DRAIN, A/D = ACTIVEDRIVE
Figure 18. Multiprocessor Bus Request and Host Bus Request
Rev. D | Page 31 of 52 | May 2013
ADSP-21061/ADSP-21061L
Asynchronous Read/Write—Host to ADSP-21061
Use these specifications for asynchronous host processor
accesses of an ADSP-21061, after the host has asserted CS and
HBR (low). After HBG is returned by the ADSP-21061, the host
can drive the RD and WR pins to access the ADSP-21061’s
internal memory or IOP registers. HBR and HBG are assumed
low for this timing.
Table 17. Read Cycle
Parameter
Timing Requirements
tSADRDL
Address Setup/CS Low Before RD Low1
tHADRDH
Address Hold/CS Hold Low After RD
tWRWH
RD/WR High Width
tDRDHRDY
RD High Delay After REDY (O/D) Disable
tDRDHRDY
RD High Delay After REDY (A/D) Disable
Switching Characteristics
tSDATRDY
Data Valid Before REDY Disable from Low
tDRDYRDL
REDY (O/D) or (A/D) Low Delay After RD Low2
tRDYPRD
REDY (O/D) or (A/D) Low Pulsewidth for Read
tHDARWH
Data Disable After RD High
Min
5 V and 3.3 V
Max
0
0
6
0
0
Unit
ns
ns
ns
ns
ns
2
10
45 + DT
2
8
ns
ns
ns
ns
1
Not required if RD and address are valid tHBGRCSV after HBG goes low. For first access after HBR asserted, ADDR31-0 must be a non-MMS value 1/2 tCLK before RD or WR goes
low or by tHBGRCSV after HBG goes low. This is easily accomplished by driving an upper address signal high when HBG is asserted. See the “Host Processor Control of the
ADSP-21061” section in the ADSP-2106x SHARC User’s Manual.
2
For the ADSP-21061L (3.3 V), this specification is 13.5 ns max.
Table 18. Write Cycle
Parameter
Timing Requirements
tSCSWRL
tHCSWRH
tSADWRH
tHADWRH
tWWRL
tWRWH
tDWRHRDY
tSDATWH
Min
CS Low Setup Before WR Low
CS Low Hold After WR High
Address Setup Before WR High
Address Hold After WR High
WR Low Width
RD/WR High Width
WR High Delay After REDY (O/D) or (A/D) Disable
Data Setup Before WR High
50 MHz, tCK = 20 ns1
tHDATWH
Data Hold After WR High
Switching Characteristics
REDY (O/D) or (A/D) Low Delay After WR/CS Low2
tDRDYWRL
tRDYPWR
REDY (O/D) or (A/D) Low Pulsewidth for Write
tSRDYCK
REDY (O/D) or (A/D) Disable to CLKIN
1
5 V and 3.3 V
Max
0
0
5
2
8
6
0
3
2.5
1
ns
ns
ns
ns
ns
ns
ns
ns
ns
11
15
1 + 7DT/16
Unit
8 + 7DT/16
ns
ns
ns
This specification applies to the ADSP-21061KS-200 (5 V, 50 MHz) operating at tCK < 25 ns. For all other devices, use the preceding timing specification of the same name.
2
For the ADSP-21061L (3.3 V), this specification is 13.5 ns max.
Rev. D | Page 32 of 52 | May 2013
ADSP-21061/ADSP-21061L
CLKIN
tSRDYCK
REDY (O/D)
REDY (A/D)
O/D = OPEN-DRAIN, A/D = ACTIVE DRIVE
Figure 19. Synchronous REDY Timing
READ CYCLE
ADDRESS/CS
tH A D RD H
t SA D RD L
tW RWH
RD
tH D AR WH
DATA (O UT)
tS DATR D Y
t DR D YR D L
tD RD H R DY
tR D YPR D
REDY (O/D)
REDY (A/D)
WRITE CYCLE
ADDRESS
t SA DW R H
tSC S WR L
tH AD WR H
tH C SW RH
CS
tWW RL
tW RW H
WR
tH DA TWH
tSD ATWH
DATA (IN)
tD R DY WR L
tR DY PW R
tD WR H RD Y
REDY (O/D)
REDY (A/D)
O /D = OPEN-DRAIN, A/D = ACT IVE DRIVE
Figure 20. Asynchronous Read/Write—Host to ADSP-21061
Rev. D | Page 33 of 52 | May 2013
ADSP-21061/ADSP-21061L
Three-State Timing—Bus Master, Bus Slave, HBR, SBTS
These specifications show how the memory interface is disabled
(stops driving) or enabled (resumes driving) relative to CLKIN
and the SBTS pin. This timing is applicable to bus master transition cycles (BTC) and host transition cycles (HTC) as well as the
SBTS pin.
Table 19. Three-State Timing—Bus Master, Bus Slave
Parameter
Timing Requirements
tSTSCK
SBTS Setup Before CLKIN
tHTSCK
SBTS Hold Before CLKIN
Switching Characteristics
Address/Select Enable After CLKIN
tMIENA
tMIENS
Strobes Enable After CLKIN1
tMIENHG
HBG Enable After CLKIN
tMITRA
Address/Select Disable After CLKIN
tMITRS
Strobes Disable After CLKIN1
tMITRHG
HBG Disable After CLKIN
Data Enable After CLKIN2
tDATEN
tDATTR
Data Disable After CLKIN2
tACKEN
ACK Enable After CLKIN2
tACKTR
ACK Disable After CLKIN2
tADCEN
ADRCLK Enable After CLKIN
tADCTR
ADRCLK Disable After CLKIN
tMTRHBG
Memory Interface Disable Before HBG Low3
Memory Interface Enable After HBG High3
tMENHBG
5 V and 3.3 V
Max
Min
12 + DT/2
6 + DT/2
–1 – DT/8
–1.5 – DT/8
–1.5 – DT/8
0 – DT/4
1.5 – DT/4
2.0 – DT/4
9 + 5DT/16
0 – DT/8
7.5 + DT/4
–1 – DT/8
–2 – DT/8
7 – DT/8
6 – DT/8
8 – DT/4
0 + DT/8
19 + DT
1
Strobes = RD, WR, PAGE, DMAGx, MSx, BMS, SW.
In addition to bus master transition cycles, these specs also apply to bus master and bus slave synchronous read/write.
3
Memory Interface = Address, RD, WR, MSx, SW, PAGE, DMAGx, and BMS (in EPROM boot mode).
2
CLKIN
tSTSCK
tHTSCK
SBTS
tMIENA, tMIENS, tMIENHG
tMITRA, tMITRS, tMITRHG
MEMORY
INTERFACE
tDATEN
tDATTR
DATA
tACKEN
tACKTR
ACK
tADCEN
CLKOUT
Figure 21. Three-State Timing (Bus Transition Cycle, SBTS Assertion)
Rev. D | Page 34 of 52 | May 2013
tADCTR
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ADSP-21061/ADSP-21061L
HBG
tMTRHBG
tMENHBG
MEMORY
INTERFACE
MEMORY INTERFACE = ADDRESS, RD, WR, MSx, SW, PAGE, DMAGx. BMS (IN EPROM BOOT MODE)
Figure 22. Three-State Timing (Bus Transition Cycle, SBTS Assertion)
Rev. D | Page 35 of 52 | May 2013
ADSP-21061/ADSP-21061L
DMA Handshake
These specifications describe the three DMA handshake modes.
In all three modes, DMARx is used to initiate transfers. For
Handshake mode, DMAGx controls the latching or enabling of
data externally. For External Handshake mode, the data transfer
is controlled by the ADDR31–0, RD, WR, SW, PAGE, MS3–0,
ACK, and DMAGx signals. For Paced Master mode, the data
transfer is controlled by ADDR31–0, RD, WR, MS3–0, and
ACK (not DMAG). For Paced Master mode, the Memory ReadBus Master, Memory Write-Bus Master, and Synchronous
Read/Write-Bus Master timing specifications for ADDR31–0,
RD, WR, MS3–0, SW, PAGE, DATA47–0, and ACK also apply.
Table 20. DMA Handshake
Parameter
Timing Requirements
tSDRLC
DMARx Low Setup Before CLKIN1
tSDRHC
DMARx High Setup Before CLKIN1
tWDR
DMARx Width Low (Nonsynchronous)
Data Setup After DMAGx Low2
tSDATDGL
tHDATIDG
Data Hold After DMAGx High
tDATDRH
Data Valid After DMARx High2
tDMARLL
DMARx Low Edge to Low Edge3
tDMARH
DMARx Width High
Switching Characteristics
tDDGL
DMAGx Low Delay After CLKIN
tWDGH
DMAGx High Width
tWDGL
DMAGx Low Width
tHDGC
DMAGx High Delay After CLKIN
tVDATDGH
Data Valid Before DMAGx High4
tDATRDGH
Data Disable After DMAGx High5
tDGWRL
WR Low Before DMAGx Low
DMAGx Low Before WR High
tDGWRH
tDGWRR
WR High Before DMAGx High
tDGRDL
RD Low Before DMAGx Low
tDRDGH
RD Low Before DMAGx High
tDGRDR
RD High Before DMAGx High
tDGWR
DMAGx High to WR, RD, DMAGx Low
Address/Select Valid to DMAGx High
tDADGH
tDDGHA
Address/Select Hold after DMAGx High6
W = (number of wait states specified in WAIT register) ⴛ tCK.
HI = tCK (if data bus idle cycle occurs, as specified in WAIT register; otherwise HI = 0).
1
Min
5 V and 3.3 V
Max
5
5
6
10 + 5DT/8
2
16 + 7DT/8
23 + 7DT/8
6
9 + DT/4
6 + 3DT/8
12 + 5DT/8
–2 – DT/8
8 + 9DT/16
0
0
10 + 5DT/8 +W
1 + DT/16
0
11 + 9DT/16 + W
0
5 + 3DT/8 + HI
17 + DT
–0.5
15 + DT/4
6 – DT/8
7
2
3 + DT/16
2
3
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Only required for recognition in the current cycle.
tSDATDGL is the data setup requirement if DMARx is not being used to hold off completion of a write. Otherwise, if DMARx low holds off completion of the write, the data can
be driven tDATDRH after DMARx is brought high.
3
For the ADSP-21061L (3.3 V), this specification is 23.5 + 7DT/8 ns min.
4
tVDATDGH is valid if DMARx is not being used to hold off completion of a read. If DMARx is used to prolong the read, then tVDATDGH = tCK – .25tCCLK – 8 + (n × tCK) where n equals
the number of extra cycles that the access is prolonged.
5
See Example System Hold Time Calculation on Page 43 for calculation of hold times given capacitive and dc loads.
6
For the ADSP-21061L (3.3 V), this specification is –1.0 ns min.
2
Rev. D | Page 36 of 52 | May 2013
ADSP-21061/ADSP-21061L
CLKIN
tSDRLC
tDMARLL
tSDRHC
tWDR
tDMARH
DMARx
tHDGC
tDDGL
tWDGL
tWDGH
DMAGx
TRANSFERS BETWEEN ADSP-2106x
INTERNAL MEMORY AND EXTERNAL DEVICE
tDATRDGH
tVDATDGH
DATA
(FROM ADSP-2106x TO EXTERNAL DEVICE)
tDATDRH
tSDATDGL
tHDATIDG
DATA
(FROM EXTERNAL DEVICE TO ADSP-2106x)
TRANSFERS BETWEEN EXTERNAL DEVICE AND
EXTERNAL MEMORY* (EXTERNAL HANDSHAKE MODE)
tDGWRL
tDGWRH
tDGWRR
WR
(EXTERNAL DEVICE TO EXTERNAL MEMORY)
tDGRDR
tDGRDL
RD
(EXTERNAL MEMORY TO EXTERNAL DEVICE)
tDRDGH
tDADGH
ADDR
MSx, SW
*MEMORY READ BUS MASTER, MEMORY WRITE BUS MASTER, OR SYNCHRONOUS READ/WRITE BUS MASTER
TIMING SPECIFICATIONS FOR ADDR31–0, RD, WR, SW MS3–0, AND ACK ALSO APPLY HERE.
Figure 23. DMA Handshake
Rev. D | Page 37 of 52 | May 2013
tDDGHA
ADSP-21061/ADSP-21061L
Serial Ports
To determine whether communication is possible between two
devices at clock speed n, the following specifications must be
confirmed: 1) frame sync delay and frame sync setup and hold,
2) data delay and data setup and hold, and 3) SCLK width.
Table 21. Serial Ports—External Clock
1
2
Parameter
Min
Timing Requirements
tSFSE
TFS/RFS Setup Before TCLK/RCLK1
TFS/RFS Hold After TCLK/RCLK1, 2
tHFSE
tSDRE
Receive Data Setup Before RCLK1
tHDRE
Receive Data Hold After RCLK1
tSCLKW
TCLK/RCLK Width
tSCLK
TCLK/RCLK Period
3.5
4
1.5
4
9
tCK
5 V and 3.3 V
Max
Unit
ns
ns
ns
ns
ns
ns
Referenced to sample edge.
RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.
Table 22. Serial Ports—Internal Clock
1
2
Parameter
Min
Timing Requirements
tSFSI
TFS Setup Before TCLK1; RFS Setup Before RCLK1
tHFSI
TFS/RFS Hold After TCLK/RCLK1, 2
tSDRI
Receive Data Setup Before RCLK1
tHDRI
Receive Data Hold After RCLK1
8
1
3
3
5 V and 3.3 V
Max
Unit
ns
ns
ns
ns
Referenced to sample edge.
RFS hold after RCK when MCE = 1, MFD = 0 is 0 ns minimum from drive edge. TFS hold after TCK for late external TFS is 0 ns minimum from drive edge.
Table 23. Serial Ports—External or Internal Clock
1
Parameter
Min
Switching Characteristics
tDFSE
RFS Delay After RCLK (Internally Generated RFS)1
tHOFSE
RFS Hold After RCLK (Internally Generated RFS)1
3
5 V and 3.3 V
Max
13
Unit
ns
ns
Referenced to drive edge.
Table 24. Serial Ports—External Clock
Parameter
Min
Switching Characteristics
tDFSE
TFS Delay After TCLK (Internally Generated TFS)1
tHOFSE
TFS Hold After TCLK (Internally Generated TFS)1
tDDTE
Transmit Data Delay After TCLK1
tHODTE
Transmit Data Hold After TCLK1
1
Referenced to drive edge.
Rev. D | Page 38 of 52 | May 2013
5 V and 3.3 V
Max
13
3
16
5
Unit
ns
ns
ns
ns
ADSP-21061/ADSP-21061L
Table 25. Serial Ports—Internal Clock
Parameter
Min
Switching Characteristics
tDFSI
TFS Delay After TCLK (Internally Generated TFS)1
tHOFSI
TFS Hold After TCLK (Internally Generated TFS)1
tDDTI
Transmit Data Delay After TCLK1
tHDTI
Transmit Data Hold After TCLK1
tSCLKIW
TCLK/RCLK Width
1
5 V and 3.3 V
Max
4.5
–1.5
7.5
0
tSCLK/2 –1.5
tSCLK/2+1.5
Unit
ns
ns
ns
ns
ns
Referenced to drive edge.
Table 26. Serial Ports—Enable and Three-State
Parameter
Min
Switching Characteristics
tDDTEN
Data Enable from External TCLK1, 2
tDDTTE
Data Disable from External TCLK1
tDDTIN
Data Enable from Internal TCLK1
Data Disable from Internal TCLK1
tDDTTI
tDCLK
TCLK/RCLK Delay from CLKIN
tDPTR
SPORT Disable After CLKIN
1
2
5 V and 3.3 V
Max
4.5
10.5
0
3
22 + 3DT/8
17
Unit
ns
ns
ns
ns
ns
ns
Referenced to drive edge.
For the ADSP-21061L (3.3 V), this specification is 3.5 ns min.
Table 27. Serial Ports—External Late Frame Sync
Parameter
Min
Switching Characteristics
tDDTLFSE
Data Delay from Late External TFS or External RFS with MCE = 1, MFD = 01
Data Enable from Late FS or MCE = 1, MFD = 01
tDDTENFS
1
MCE = 1, TFS enable and TFS valid follow tDDTLFSE and tDDTENFS.
Rev. D | Page 39 of 52 | May 2013
5 V and 3.3 V
Max
12
3.5
Unit
ns
ns
ADSP-21061/ADSP-21061L
DATA RECEIVE— INTERNAL CLOCK
DRIVE
EDGE
DATA RECEIVE— EXTERNAL CLOCK
DRIVE
EDGE
SAMPLE
EDGE
SAMPLE
EDGE
tSCLKW
tSCLKIW
RCLK
RCLK
tDFSE
tDFSE
tSFSI
tHOFSE
tHOFSE
tHFSI
RFS
tSFSE
tHFSE
tSDRE
tHDRE
RFS
tSDRI
tHDRI
DR
DR
NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.
DATA TRANSMIT— INTERNAL CLOCK
DRIVE
EDGE
DATA TRANSMIT— EXTERNAL CLOCK
SAMPLE
EDGE
tSCLKIW
DRIVE
EDGE
SAMPLE
EDGE
tSCLKW
TCLK
TCLK
tDFSE
tDFSI
tHOFSI
tSFSI
tHFSI
TFS
tHOFSE
tSFSE
tHFSE
TFS
tDDTI
tDDTE
tHDTE
tHDTI
DT
DT
NOTE: EITHER THE RISING EDGE OR FALLING EDGE OF RCLK, TCLK CAN BE USED AS THE ACTIVE SAMPLING EDGE.
DRIVE EDGE
DRIVE EDGE
TCLK/RCLK
TCLK
(EXT)
tDDTTE
tDDTEN
DT
DRIVE
EDGE
TCLK
(INT)
DRIVE
EDGE
TCLK/RCLK
tDDTIN
tDDTTI
DT
CLKIN
CLKIN
tHTFSCK
tDPTR
TCLK, RCLK
TFS, RFS, DT
TCLK (INT)
RCLK (INT)
SPORT DISABLE DELAY
FROM INSTRUCTION
tDCLK
SPORT ENABLE AND
THREE-STATE
LATENCY
IS TWO CYCLES
tSTFSCK
TFS (EXT)
NOTE: APPLIES ONLY TO GATED SERIAL CLOCK MODE WITH
EXTERNAL TFS, AS USED IN THE SERIAL PORT SYSTEM I/O
FOR MESH MULTIPROCESSING.
LOW TO HIGH ONLY
Figure 24. Serial Ports
Rev. D | Page 40 of 52 | May 2013
ADSP-21061/ADSP-21061L
EXTERNAL RFS WITH MCE = 1, MFD = 0
DRIVE
SAMPLE
DRIVE
RCLK
tSFSE/I
tHOFSE/I
RFS
tDDTE/I
tDDTENFS
DT
tHDTE/I
1ST BIT
2ND BIT
tDDTLFSE
LATE EXTERNAL TFS
DRIVE
SAMPLE
DRIVE
TCLK
tHOFSE/I
tSFSE/I
TFS
tDDTE/I
tDDTENFS
tHDTE/I
1ST BIT
DT
2ND BIT
tDDTLFSE
Figure 25. Serial Ports—External Late Frame Sync
Rev. D | Page 41 of 52 | May 2013
ADSP-21061/ADSP-21061L
JTAG Test Access Port and Emulation
For JTAG Test Access Port and Emulation, see Table 28 and
Figure 26.
Table 28. JTAG Test Access Port and Emulation
Parameter
Min
Timing Requirements
tTCK
TCK Period
tSTAP
TDI, TMS Setup Before TCK High
tHTAP
TDI, TMS Hold After TCK High
System Inputs Setup Before TCK Low1
tSSYS
tHSYS
System Inputs Hold After TCK Low1
tTRSTW
TRST Pulse Width
Switching Characteristics
tDTDO
TDO Delay from TCK Low
tDSYS
System Outputs Delay After TCK Low2
5 V and 3.3 V
Max
tCK
tCK
6
7
18
4tCK
Unit
ns
ns
ns
ns
ns
ns
13
18.5
1
ns
ns
System Inputs = DATA47–0, ADDR31–0, RD, WR, ACK, SBTS, HBR, HBG, CS, DMAR1, DMAR2, BR6–1, ID2–0, RPBA, IRQ2–0, FLAG3–0, CPA, DR0, DR1, TCLK0,
TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, EBOOT, LBOOT, BMS, CLKIN, RESET.
2
System Outputs = DATA47–0, ADDR31–0, MS3–0, RD, WR, SW, ACK, ADRCLK, CLKOUT, HBG, REDY, DMAG1, DMAG2, BR6–1, CPA, FLAG3–0, TIMEXP, DT0, DT1,
TCLK0, TCLK1, RCLK0, RCLK1, TFS0, TFS1, RFS0, RFS1, BMS.
tTCK
TCK
tSTAP
tHTAP
TMS
TDI
tDTDO
TDO
tSSYS
SYSTEM
INPUTS
tDSYS
SYSTEM
OUTPUTS
Figure 26. JTAG Test Access Port and Emulation
Rev. D | Page 42 of 52 | May 2013
tHSYS
ADSP-21061/ADSP-21061L
TEST CONDITIONS
IOL
Output Disable Time
Output pins are considered to be disabled when they stop driving, go into a high impedance state, and start to decay from their
output high or low voltage. The time for the voltage on the bus
to decay by V is dependent on the capacitive load, CL, and the
load current, IL. This decay time can be approximated by the
following equation:
TO
OUTPUT
PIN
1.5V
50pF
C L VP EXT = -------------IL
IOH
The output disable time tDIS is the difference between
tMEASURED and tDECAY as shown in Figure 27. The time tMEASUREDis
the interval from when the reference signal switches to when the
output voltage decays V from the measured output high or
output low voltage. tDECAY is calculated with test loads CL and IL,
and with V equal to 0.5 V.
Output Enable Time
Output pins are considered to be enabled when they have made
a transition from a high impedance state to when they start driving. The output enable time tENA is the interval from when a
reference signal reaches a high or low voltage level to when the
output has reached a specified high or low trip point, as shown
in the Output Enable/Disable diagram (Figure 27). If multiple
pins (such as the data bus) are enabled, the measurement value
is that of the first pin to start driving.
Example System Hold Time Calculation
To determine the data output hold time in a particular system,
first calculate tDECAY using the equation given above. Choose V
to be the difference between the ADSP-21061’s output voltage
and the input threshold for the device requiring the hold time. A
typical V will be 0.4 V. CL is the total bus capacitance (per data
line), and IL is the total leakage or three-state current (per data
line). The hold time will be tDECAY plus the minimum disable
time (i.e., tDATRWH for the write cycle).
REFERENCE
SIGNAL
tMEASURED
tDIS
VOH (MEASURED) - ⌬V
2.0V
VOL (MEASURED) + ⌬V
1.0V
tDECAY
OUTPUT STOPS
DRIVING
INPUT
OR
OUTPUT
1.5V
1.5V
Figure 29. Voltage Reference Levels for AC Measurements (Except Output
Enable/Disable)
Output Drive Characteristics
Figure 30 through Figure 37 show typical characteristics for the
output drivers of the ADSP-21061 (5 V) and ADSP-21061L
(3 V). The curves represent the current drive capability and
switching behavior of the output drivers as a function of
resistive and capacitive loading.
Capacitive Loading
Output delays and holds are based on standard capacitive loads:
50 pF on all pins (see Figure 28). The delay and hold specifications given should be derated by a factor of 1.5 ns/50 pF for
loads other than the nominal value of 50 pF. Figure 31,
Figure 32, Figure 35, and Figure 36 show how output rise time
varies with capacitance. Figure 33 and Figure 37 show graphically how output delays and holds vary with load capacitance.
(Note that this graph or derating does not apply to output disable delays; see the previous section Output Disable Time under
Test Conditions.) The graphs of Figure 31, Figure 32, Figure 35,
and Figure 36 may not be linear outside the ranges shown.
tENA
VOH (MEASURED)
VOL (MEASURED)
Figure 28. Equivalent Device Loading for AC Measurements (Includes All
Fixtures)
VOH (MEASURED)
VOL (MEASURED)
OUTPUT STARTS
DRIVING
HIGH IMPEDANCE STATE.
TEST CONDITIONS CAUSE
THIS VOLTAGE TO BE
APPROXIMATELY 1.5V.
Figure 27. Output Enable/Disable
Rev. D | Page 43 of 52 | May 2013
ADSP-21061/ADSP-21061L
Output Characteristics (5 V)
RISE AND FALL TIMES (ns) (0.8V to 2.0V)
3.5
75
50
SOURCE CURRENT (mA)
25
5.25V, -40°C
5.0V, +25°C
0
4.75V, +100°C
-25
4.75V,+ 100°C
-50
5.0V, +25°C
-75
5.25V, -40°C
3.0
2.5
RISE TIME
2.0
Y = 0.009x + 1.1
1.5
FALL TIME
1.0
Y = 0.005x + 0.6
0.5
0
-100
0
20
40
60
80
100 120 140
LOAD CAPACITANCE (pF)
160
180
200
-125
-150
0
0.75
1.50
2.25
3.00
3.75
SOURCE VOLTAGE (V)
4.50
5.25
Figure 32. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance
(VDD = 5 V)
Figure 30. Typical Output Drive Currents (VDD = 5 V)
OUTPUT DELAY OR HOLD (ns)
5
16.0
RISE AND FALL TIMES (ns)
(0.5V to 4.5V, 10% to 90%)
14.0
12.0
RISE TIME
10.0
Y = 0.005x + 3.7
8.0
4
3
Y = 0.03X - 1.45
2
1
FALL TIME
6.0
NOMINAL
4.0
-1
25
2.0
0
0
Y = 0.0031x + 1.1
20
40
60
80
100 120 140
LOAD CAPACITANCE (pF)
160
180
200
50
75
100
125
150
LOAD CAPACITANCE (pF)
175
200
Figure 33. Typical Output Delay or Hold vs. Load Capacitance (at Maximum
Case Temperature) (VDD = 5 V)
Figure 31. Typical Output Rise Time (10% to 90% VDD) vs. Load Capacitance
(VDD = 5 V)
Rev. D | Page 44 of 52 | May 2013
ADSP-21061/ADSP-21061L
Input/Output Characteristics (3.3 V)
9
RISE AND FALL TIMES (ns) (0.8V to 2.0V)
120
100
3.3V, +25°C
80
3.6V, -40°C
SOURCE CURRENT (mA)
60
40
3.0V, +85°C
VOH
20
0
3.0V, +85°C
-20
3.3V, +25°C
-40
3.6V, -40°C
-60
8
7
Y = 0.0391x + 0.36
6
5
RISE TIME
4
Y = 0.0305x + 0.24
3
FALL TIME
2
1
-80
0
VOL
-100
0
20
40
-120
60
80
100
120
140
160
180
200
LOAD CAPACITANCE (pF)
0
0.5
1.0
1.5
2.0
2.5
SOURCE VOLTAGE (V)
3.5
3.0
Figure 36. Typical Output Rise Time (0.8 V to 2.0 V) vs. Load Capacitance
(VDD = 3.3 V)
Figure 34. Typical Drive Currents (VDD = 3.3 V)
5
OUTPUT DELAY OR HOLD (ns)
RISE AND FALL TIMES (ns) (10% to 90%)
18
16
14
Y = 0.0796x + 1.17
12
10
RISE TIME
8
6
Y = 0.0467x + 0.55
Y = 0.0329x - 1.65
4
3
2
1
NOMINAL
4
FALL TIME
-1
2
25
50
75
100
125
150
175
200
LOAD CAPACITANCE (pF)
0
0
20
40
60
80
100
120
140
160
180
200
LOAD CAPACITANCE (pF)
Figure 35. Typical Output Rise Time (10% to 90% VDD) vs. Load Capacitance
(VDD = 3.3 V)
Figure 37. Typical Output Delay or Hold vs. Load Capacitance (at Maximum
Case Temperature) (VDD = 3.3 V)
Rev. D | Page 45 of 52 | May 2013
ADSP-21061/ADSP-21061L
ENVIRONMENTAL CONDITIONS
Thermal Characteristics
The ADSP-21061 is available in 240-lead thermally enhanced
MQFP package. The top surface of the thermally enhanced
MQFP contains a metal slug from which most of the die heat is
dissipated. The slug is flush with the top surface of the package.
Note that the metal slug is internally connected to GND
through the device substrate.
The ADSP-21061L is available in 240-lead MQFP and 225-ball
plastic BGA packages.
All packages are specified for a case temperature (TCASE). To
ensure that the TCASE is not exceeded, a heatsink and/or an airflow source may be used. A heat sink should be attached with a
thermal adhesive.
TCASE = TAMB + (PD CA)
TCASE = Case temperature (measured on top surface of package)
TAMB = Ambient temperature C
PD =Power dissipation in W (this value depends upon the specific application; a method for calculating PD is shown under
Power Dissipation).
CA =Value from tables below.
Table 29. ADSP-21061 (5 V Thermally Enhanced ED/MQFP
Package)
Parameter
CA
Condition (Linear Ft./Min.)
Airflow = 0
Airflow = 100
Airflow = 200
Airflow = 400
Airflow = 600
Typical
10
9
8
7
6
Unit
°C/W
Table 30. ADSP-21061L (3.3 V MQFP Package)
Parameter
CA
Condition (Linear Ft./Min.)
Airflow = 0
Airflow = 100
Airflow = 200
Airflow = 400
Airflow = 600
Typical
19.6
17.6
15.6
13.9
12.2
Unit
°C/W
Table 31. ADSP-21061L (3.3 V PBGA Package)
Parameter
CA
Condition (Linear Ft./Min.)
Airflow = 0
Airflow = 200
Airflow = 400
Typical
19.0
13.6
11.2
Unit
°C/W
Rev. D | Page 46 of 52 | May 2013
ADSP-21061/ADSP-21061L
225-BALL PBGA PIN CONFIGURATIONS
Table 32. ADSP-21061L 225-Lead Metric PBGA (B-225-2) Pin Assignments
Pin
Name
BMS
ADDR30
DMAR2
DT1
RCLK1
TCLK0
RCLK0
ADRCLK
CS
CLKIN
PAGE
BR3
DATA47
DATA44
DATA42
MS0
SW
ADDR31
HBR
DR1
DT0
DR0
REDY
RD
ACK
BR6
BR2
DATA45
DATA43
DATA39
MS3
MS1
ADDR28
SBTS
TCLK1
RFS1
TFS0
RFS0
WR
DMAG1
BR4
DATA46
PBGA
Pin Number
A01
A02
A03
A04
A05
A06
A07
A08
A09
A10
A11
A12
A13
A14
A15
B01
B02
B03
B04
B05
B06
B07
B08
B09
B10
B11
B12
B13
B14
B15
C01
C02
C03
C04
C05
C06
C07
C08
C09
C10
C11
C12
Pin
Name
ADDR25
ADDR26
MS2
ADDR29
DMAR1
TFS1
CPA
HBG
DMAG2
BR5
BR1
DATA40
DATA37
DATA35
DATA34
ADDR21
ADDR22
ADDR24
ADDR27
GND
GND
GND
GND
GND
GND
NC
DATA33
DATA30
DATA32
DATA31
ADDR17
ADDR18
ADDR20
ADDR23
GND
GND
VDD
VDD
VDD
GND
GND
DATA29
PBGA
Pin Number
D01
D02
D03
D04
D05
D06
D07
D08
D09
D10
D11
D12
D13
D14
D15
E01
E02
E03
E04
E05
E06
E07
E08
E09
E10
E11
E12
E13
E14
E15
F01
F02
F03
F04
F05
F06
F07
F08
F09
F10
F11
F12
Pin
Name
ADDR14
ADDR15
ADDR16
ADDR19
GND
VDD
VDD
VDD
VDD
VDD
GND
DATA22
DATA25
DATA24
DATA23
ADDR12
ADDR11
ADDR13
ADDR10
GND
VDD
VDD
VDD
VDD
VDD
GND
DATA18
DATA19
DATA21
DATA20
ADDR9
ADDR8
ADDR7
ADDR4
GND
VDD
VDD
VDD
VDD
VDD
GND
DATA12
PBGA
Pin Number
G01
G02
G03
G04
G05
G06
G07
G08
G09
G10
G11
G12
G13
G14
G15
H01
H02
H03
H04
H05
H06
H07
H08
H09
H10
H11
H12
H13
H14
H15
J01
J02
J03
J04
J05
J06
J07
J08
J09
J10
J11
J12
Pin
Name
ADDR6
ADDR5
ADDR3
ADDR0
ICSA
GND
VDD
VDD
VDD
GND
GND
DATA8
DATA11
DATA13
DATA14
ADDR2
ADDR1
FLAG0
FLAG3
RPBA
GND
GND
GND
GND
GND
NC
DATA4
DATA7
DATA9
DATA10
FLAG1
FLAG2
TIMEXP
TDI
LBOOT (GND)
NC
NC
NC
NC
NC
NC
NC
Rev. D | Page 47 of 52 | May 2013
PBGA
Pin Number
K01
K02
K03
K04
K05
K06
K07
K08
K09
K10
K11
K12
K13
K14
K15
L01
L02
L03
L04
L05
L06
L07
L08
L09
L10
L11
L12
L13
L14
L15
M01
M02
M03
M04
M05
M06
M07
M08
M09
M10
M11
M12
Pin
Name
EMU
TDO
IRQ0
IRQ1
ID2
NC
NC
NC
NC
NC
NC
NC
NC
DATA1
DATA3
TRST
TMS
EBOOT
ID0
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
DATA0
TCK
IRQ2
RESET
ID1
NC
NC
NC
NC
NC
NC
NC
NC
PBGA
Pin Number
N01
N02
N03
N04
N05
N06
N07
N08
N09
N10
N11
N12
N13
N14
N15
P01
P02
P03
P04
P05
P06
P07
P08
P09
P10
P11
P12
P13
P14
P15
R01
R02
R03
R04
R05
R06
R07
R08
R09
R10
R11
R12
ADSP-21061/ADSP-21061L
Table 32. ADSP-21061L 225-Lead Metric PBGA (B-225-2) Pin Assignments (Continued)
Pin
Name
DATA41
DATA38
DATA36
PBGA
Pin Number
C13
C14
C15
Pin
Name
DATA26
DATA28
DATA27
PBGA
Pin Number
F13
F14
F15
Pin
Name
DATA15
DATA16
DATA17
PBGA
Pin Number
J13
J14
J15
Pin
Name
DATA2
DATA5
DATA6
PBGA
Pin Number
M13
M14
M15
Pin
Name
NC
NC
NC
PBGA
Pin Number
R13
R14
R15
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
DATA42
DATA44
DATA47
BR3
PAGE
CLKIN
CS
ADRCLK
RCLK0
TCLK0
RCLK1
DT1
DMAR2
ADDR30
BMS
A
DATA39
DATA43
DATA45
BR2
BR6
ACK
RD
REDY
DR0
DT0
DR1
HBR
ADDR31
SW
MS0
B
DATA36
DATA38
DATA41
DATA46
BR4
DMAG1
WR
RFS0
TFS0
RFS1
TCLK1
SBTS
ADDR28
MS1
MS3
C
DATA34
DATA35
DATA37
DATA40
BR1
BR5
DMAG2
HBG
CPA
TFS1
DMAR1
ADDR29
MS2
ADDR26
ADDR25
D
DATA31
DATA32
DATA30
DATA33
NC
GND
GND
GND
GND
GND
GND
ADDR27
ADDR24
ADDR22
ADDR21
E
DATA27
DATA28
DATA26
DATA29
GND
GND
V
DD
V
DD
V
DD
GND
GND
ADDR23
ADDR20
ADDR18
ADDR17
F
DATA23
DATA24
DATA25
DATA22
GND
V
DD
V
DD
V
DD
V
DD
V
DD
GND
ADDR19
ADDR16
ADDR15
ADDR14
G
DATA20
DATA21
DATA19
DATA18
GND
V
DD
V
DD
V
DD
V
DD
V
DD
GND
ADDR10
ADDR13
ADDR11
ADDR12
H
DATA17
DATA16
DATA15
DATA12
GND
V
DD
V
DD
V
DD
V
DD
V
GND
ADDR4
ADDR7
ADDR8
ADDR9
J
DATA14
DATA13
DATA11
DATA8
GND
GND
V
DD
V
DD
V
GND
ICSA
ADDR0
ADDR3
ADDR5
ADDR6
K
DATA10
DATA9
DATA7
DATA4
NC
GND
GND
GND
GND
GND
RPBA
FLAG3
FLAG0
ADDR1
ADDR2
L
DATA6
DATA5
DATA2
NC
NC
NC
NC
NC
NC
NC
LBOOT
(GND)
TDI
TIMEXP
FLAG2
FLAG1
M
DATA3
DATA1
NC
NC
NC
NC
NC
NC
NC
NC
ID2
IRQ1
IRQ0
TDO
EMU
N
DATA0
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
ID0
EBOOT
TMS
TRST
P
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
NC
ID1
RESET
IRQ2
TCK
R
DD
DD
NC = NO CONNECT
Figure 38. BGA Pin Assignments (Top View, Summary)
Rev. D | Page 48 of 52 | May 2013
ADSP-21061/ADSP-21061L
240-LEAD MQFP PIN CONFIGURATIONS
Table 33. ADSP-21061 MQFP/ED (SP-240); ADSP-21061L MQFP (S-240) Pin Assignments
Pin Name
TDI
TRST
VDD
TDO
TIMEXP
EMU
ICSA
FLAG3
FLAG2
FLAG1
FLAG0
GND
ADDR0
ADDR1
VDD
ADDR2
ADDR3
ADDR4
GND
ADDR5
ADDR6
ADDR7
VDD
ADDR8
ADDR9
ADDR10
GND
ADDR11
ADDR12
ADDR13
VDD
ADDR14
ADDR15
GND
ADDR16
ADDR17
ADDR18
VDD
VDD
ADDR19
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
Pin Name
ADDR20
ADDR21
GND
ADDR22
ADDR23
ADDR24
VDD
GND
VDD
ADDR25
ADDR26
ADDR27
GND
MS3
MS2
MS1
MS0
SW
BMS
ADDR28
GND
VDD
VDD
ADDR29
ADDR30
ADDR31
GND
SBTS
DMAR2
DMAR1
HBR
DT1
TCLK1
TFS1
DR1
RCLK1
RFS1
GND
CPA
DT0
Pin No.
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
Pin Name
TCLK0
TFS0
DR0
RCLK0
RFS0
VDD
VDD
GND
ADRCLK
REDY
HBG
CS
RD
WR
GND
VDD
GND
CLKIN
ACK
DMAG2
DMAG1
PAGE
VDD
BR6
BR5
BR4
BR3
BR2
BR1
GND
VDD
GND
DATA47
DATA46
DATA45
VDD
DATA44
DATA43
DATA42
GND
Pin No.
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
Pin Name
DATA41
DATA40
DATA39
VDD
DATA38
DATA37
DATA36
GND
NC
DATA35
DATA34
DATA33
VDD
VDD
GND
DATA32
DATA31
DATA30
GND
DATA29
DATA28
DATA27
VDD
VDD
DATA26
DATA25
DATA24
GND
DATA23
DATA22
DATA21
VDD
DATA20
DATA19
DATA18
GND
DATA17
DATA16
DATA15
VDD
Pin No.
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
Rev. D | Page 49 of 52 | May 2013
Pin Name
DATA14
DATA13
DATA12
GND
DATA11
DATA10
DATA9
VDD
DATA8
DATA7
DATA6
GND
DATA5
DATA4
DATA3
VDD
DATA2
DATA1
DATA0
GND
GND
NC
NC
NC
NC
NC
NC
VDD
NC
NC
NC
NC
NC
NC
GND
GND
VDD
NC
NC
NC
Pin No.
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
Pin Name
NC
NC
NC
NC
VDD
NC
NC
NC
NC
NC
NC
GND
NC
NC
NC
NC
NC
NC
VDD
GND
VDD
NC
NC
NC
NC
NC
NC
GND
ID2
ID1
ID0
LBOOT (GND)
RPBA
RESET
EBOOT
IRQ2
IRQ1
IRQ0
TCK
TMS
Pin No.
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
ADSP-21061/ADSP-21061L
OUTLINE DIMENSIONS
34.60 BSC
SQ
0.66
0.56
0.46
29.50 REF
SQ
4.10
3.78
3.55
181
240
1
180
SEATING
PLANE
PIN 1
24.00 REF
SQ
HEAT SLUG
TOP VIEW
(PINS DOWN)
32.00 BSC
SQ
121
60
3.50
3.40
3.30
0.20
0.09
0.38
0.25
7°
0°
VIEW A
0.076
COPLANARITY
120
61
0.50
BSC
LEAD PITCH
3.92 × 45°
(4 PLACES)
0.27 MAX
0.17 MIN
VIEW A
ROTATED 90° CCW
Figure 39. 240-Lead Metric Quad Flat Package, Thermally Enhanced [MQFP/ED] (SP-240-2)
Rev. D | Page 50 of 52 | May 2013
ADSP-21061/ADSP-21061L
34.85
34.60 SQ
34.35
4.10
MAX
0.75
0.60
0.45
32.00 BSC
SQ
240
181
180
1
SEATING
PLANE
PIN 1
0.50
BSC
29.50
REF
SQ
0.27
0.17
60
0.08 MAX
COPLANARITY
121
120
61
0.50
0.25
3.50
3.40
3.20
Figure 40. 240-Lead Metric Quad Flat Package, [MQFP] (S-240)
23.20
23.00 SQ
22.80
A1 CORNER
INDEX AREA
15 13 11 9
7
5
3
1
14 12 10 8
6
4
2
A
B
C
D
E
F
G
H
J
K
L
M
N
P
R
BALL A1
INDICATOR
TOP VIEW
20.10
20.00 SQ
19.90
18.00
BSC SQ
1.27
BSC
0.50 R
3 PLACES
BOTTOM VIEW
DETAIL A
2.70 MAX
DETAIL A
0.70
0.60
0.50
SEATING
PLANE
1.30
1.20
1.10
0.15 MAX
COPLANARITY
0.90
0.75
0.60
BALL DIAMETER
Figure 41. 225-Ball Plastic Ball Grid Array [PBGA] (B-225-2)
Rev. D | Page 51 of 52 | May 2013
ADSP-21061/ADSP-21061L
SURFACE-MOUNT DESIGN
Table 34 is provided as an aide to PCB design. For industry-standard design recommendations, refer to IPC-7351, Generic Requirements
for Surface-Mount Design and Land Pattern Standard.
Table 34. BGA Data for Use with Surface-Mount Design
Package
225-Ball Grid Array (PBGA)
Ball Attach Type
Solder Mask Defined
Solder Mask Opening
0.63 mm diameter
Ball Pad Size
0.73 mm diameter
ORDERING GUIDE
Model
ADSP-21061KS-133
ADSP-21061KSZ-133
ADSP-21061KS-160
ADSP-21061KSZ-160
ADSP-21061KS-200
ADSP-21061KSZ-200
ADSP-21061LKB-160
ADSP-21061LKBZ-160
ADSP-21061LKSZ-160
ADSP-21061LASZ-176
ADSP-21061LKSZ-176
1
Notes
1
1
1
1
1
1
1
Temperature
Range
0C to 85C
0C to 85C
0C to 85C
0C to 85C
0C to 85C
0C to 85C
0C to 85C
0C to 85C
0C to 85C
–40C to +85C
0C to 85C
Instruction
Rate
33 MHz
33 MHz
40 MHz
40 MHz
50 MHz
50 MHz
40 MHz
40 MHz
40 MHz
44 MHz
44 MHz
On-Chip
SRAM
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
1M Bit
Operating
Voltage
5V
5V
5V
5V
5V
5V
3.3 V
3.3 V
3.3 V
3.3 V
3.3 V
Z = RoHS Compliant Part.
©2013 Analog Devices, Inc. All rights reserved. Trademarks and
registered trademarks are the property of their respective owners.
D00170-0-5/13(D)
Rev. D | Page 52 of 52 | May 2013
Package Description
240-Lead MQFP_ED
240-Lead MQFP_ED
240-Lead MQFP_ED
240-Lead MQFP_ED
240-Lead MQFP_ED
240-Lead MQFP_ED
225-Ball PBGA
225-Ball PBGA
240-Lead MQFP
240-Lead MQFP
240-Lead MQFP
Package
Option
SP-240-2
SP-240-2
SP-240-2
SP-240-2
SP-240-2
SP-240-2
B-225-2
B-225-2
S-240
S-240
S-240
工商网监
湘ICP备2023018690号
