0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ADV3203-EVALZ

ADV3203-EVALZ

  • 厂商:

    AD(亚德诺)

  • 封装:

    -

  • 描述:

    EVALBOARDFORADV3203

  • 数据手册
  • 价格&库存
ADV3203-EVALZ 数据手册
300 MHz, 32 × 16 Buffered Analog Crosspoint Switch ADV3202/ADV3203 FEATURES Large, 32 × 16, nonblocking switch array G = +1 (ADV3202) or G = +2 (ADV3203) operation 32 × 32 pin-compatible version available (ADV3200/ADV3201) Single +5 V, dual ±2.5 V, or dual ±3.3 V supply (G = +2) Serial programming of switch array 2:1 OSD insertion mux per output Input sync-tip clamp High impedance output disable allows connection of multiple devices with minimal output bus load Excellent video performance 60 MHz 0.1 dB gain flatness 0.1% differential gain error (RL = 150 Ω) 0.1° differential phase error (RL = 150 Ω) Excellent ac performance Bandwidth: >300 MHz Slew rate: >400 V/μs Low power: 1 W Low all hostile crosstalk: −48 dB @ 5 MHz Reset pin allows disabling of all outputs Connected through a capacitor to ground, provides power-on reset capability 176-lead exposed pad LQFP package (24 mm × 24 mm) FUNCTIONAL BLOCK DIAGRAM VPOS VNEG DVCC DGND CLK 193-BIT SHIFT REGISTER DATA OUT DATA IN 96 97 UPDATE CS RESET 96 SYNC-TIP CLAMP .. . .. . 16 16 × 5:32 DECODERS ENABLE/ BYPASS 32 INPUTS ADV3202 (ADV3203) PARALLEL LATCH ENABLE/ DISABLE OUTPUT BUFFER G = +1 (G = +2) 512 SWITCH MATRIX .. . OSD MUX 16 .. . 16 OUTPUTS 16 REFERENCE CCTV surveillance Routing of high speed signals, including Composite video (NTSC, PAL, S, SECAM) RGB and component video routing Compressed video (MPEG, wavelet) Video conferencing VCLAMP OSD OSD VREF INPUTS SWITCHES 07526-001 APPLICATIONS Figure 1. GENERAL DESCRIPTION The ADV3202/ADV3203 are 32 × 16 analog crosspoint switch matrices. They feature a selectable sync-tip clamp input for ac-coupled applications and a 2:1 on-screen display (OSD) insertion mux. With −48 dB of crosstalk and −80 dB isolation at 5 MHz, the ADV3202/ADV3203 are useful in many high density routing applications. The 0.1 dB flatness out to 60 MHz makes the ADV3202/ADV3203 ideal for both composite and component video switching. an output bus if building a larger array. The ADV3202 has a gain of +1 while the ADV3203 has a gain of +2 for ease of use in back-terminated load applications. A single +5 V supply, dual ±2.5 V supplies, or dual ±3.3 V supplies (G = +2) can be used while consuming only 195 mA of idle current with all outputs enabled. The channel switching is performed via a double buffered, serial digital control that can accommodate daisy chaining of several devices. The 16 independent output buffers of the ADV3202/ADV3203 can be placed into a high impedance state for paralleling crosspoint outputs so that off-channels present minimal loading to The ADV3202/ADV3203 are packaged in a 176-lead exposed pad LQFP package (24 mm× 24 mm) and are available over the extended industrial temperature range of −40°C to +85°C. Rev. 0 Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113 ©2008 Analog Devices, Inc. All rights reserved. ADV3202/ADV3203 TABLE OF CONTENTS Features .............................................................................................. 1  Power Dissipation..........................................................................6  Applications ....................................................................................... 1  ESD Caution...................................................................................6  Functional Block Diagram .............................................................. 1  Pin Configuration and Function Descriptions..............................7  General Description ......................................................................... 1  Truth Table and Logic Diagram ............................................... 10  Revision History ............................................................................... 2  Typical Performance Characteristics ........................................... 11  Specifications..................................................................................... 3  Theory of Operation ...................................................................... 14  OSD Disabled ................................................................................ 3  Applications Information .............................................................. 16  OSD Enabled ................................................................................. 4  Programming .............................................................................. 16  Timing Characteristics (Serial Mode) ....................................... 5  Outline Dimensions ....................................................................... 17  Absolute Maximum Ratings............................................................ 6  Ordering Guide .......................................................................... 17  Thermal Resistance ...................................................................... 6  REVISION HISTORY 10/08—Revision 0: Initial Version Rev. 0 | Page 2 of 20 ADV3202/ADV3203 SPECIFICATIONS OSD DISABLED VS = ±2.5 V (ADV3202), VS = ±3.3 V (ADV3203) at TA = 25°C, G = +1 (ADV3202), G = +2 (ADV3203), RL = 150 Ω, all configurations, unless otherwise noted. Table 1. Parameter DYNAMIC PERFORMANCE −3 dB Bandwidth Gain Flatness Settling Time Slew Rate NOISE/DISTORTION PERFORMANCE Differential Gain Error Differential Phase Error Crosstalk, All Hostile, RTI Off Isolation, Input-to-Output Input Voltage Noise DC PERFORMANCE Gain Error Gain Matching OUTPUT CHARACTERISTICS Output Impedance Output Capacitance Output Voltage Range INPUT CHARACTERISTICS Input Offset Voltage Input Voltage Range Input Capacitance Input Resistance Input Bias Current SWITCHING CHARACTERISTICS Enable On Time Switching Time, 2 V Step Switching Transient (Glitch) Conditions Min ADV3202/ADV3203 Typ Max Unit 200 mV p-p 2 V p-p 0.1 dB, 200 mV p-p 0.1 dB, 2 V p-p 1% , 2 V step 2 V step, peak 300 120 60 40 6 400 MHz MHz MHz MHz ns V/μs NTSC or PAL NTSC or PAL f = 5 MHz, RL = 150 Ω RL = 1 kΩ f = 100 MHz, RL = 150 Ω RL = 1 kΩ f = 5 MHz, one channel 0.1 MHz to 50 MHz 0.06/0.1 0.06/0.03 −48 −65 −23 −30 −80 25/22 % Degrees dB dB dB dB dB nV/√Hz Broadcast mode, no load Broadcast mode No load, channel-to-channel Channel-to-channel ±0.5 ±0.5 ±0.5/±0.8 ±0.5/±0.8 DC, enabled DC, disabled Disabled ADV3202 ADV3203 ADV3203, no output load −1.1 to +1.1 −1.5 to +1.5 −1.5 to +1.5 ADV3202 ADV3203 ADV3203, no output load −1.1 to +1.1 −0.75 to +0.75 −0.75 to +0.75 Sync-tip clamp enabled, VIN = VCLAMP + 0.1 V Sync-tip clamp enabled, VIN = VCLAMP − 0.1 V Sync-tip clamp disabled 50% update to 1% settling 50% update to 1% settling IN00 to IN31, RTI Rev. 0 | Page 3 of 20 900/3.2 ±1.75/±2.2 ±2.2/±2.7 ±2.8 ±3.4 0.15 1000/4 3.7 −1.2 to +1.2 −1.6 to +2.0 −2.0 to +2.0 % % % % Ω kΩ pF V V V 1 0.1 ±5 −1.2 to +1.2 −0.8 to +1.0 −1.0 to +1.0 3 4 3 ±30 12 mV V V V pF MΩ μA −2.9 −1 −0.25 mA −10 −3 μA 50 40 300 ns ns mV p-p ADV3202/ADV3203 Parameter POWER SUPPLIES Supply Current Supply Voltage Range PSR OPERATING TEMPERATURE RANGE Temperature Range θJA Conditions ADV3202/ADV3203 Typ Max Min Unit 195/200 220/235 mA 155/165 3.5 mA mA V VNEG, VPOS, f = 1 MHz 120/130 2.5 5 ± 10%/ 6.6 ± 10% −50/−45 Operating (still air) Operating (still air) −40 to +85 16 VPOS or VNEG, outputs enabled, no load VPOS or VNEG, outputs disabled DVCC VPOS − VNEG dB °C °C/W OSD ENABLED VS = ±2.5 V (ADV3202), VS = ±3.3 V (ADV3203) at TA = 25°C, G = +1 (ADV3202), G = +2 (ADV3203), RL = 150 Ω, all configurations, unless otherwise noted. Table 2. Parameter OSD DYNAMIC PERFORMANCE −3 dB Bandwidth Gain Flatness Settling Time Slew Rate OSD NOISE/DISTORTION PERFORMANCE Differential Gain Error Differential Phase Error Input Voltage Noise OSD DC PERFORMANCE Gain Error OSD INPUT CHARACTERISTICS Input Bias Current OSD SWITCHING CHARACTERISTICS OSD Switch Delay, 2 V Step OSD Switching Transient (Glitch) Conditions Min ADV3202/ADV3203 Typ Max Unit 200 mV p-p 2 V p-p 0.1 dB, 200 mV p-p 0.1 dB, 2 V p-p 1%, 2 V step 2 V step, peak 170/150 135/130 35 35 6 400 MHz MHz MHz MHz ns V/μs NTSC or PAL NTSC or PAL 0.5 MHz to 50 MHz 0.12/0.35 0.06/0.04 27/25 % Degrees nV/√Hz No load ±0.1 ±0.1 Sync-tip clamp disabled 50% OSD switch to 1% settling Rev. 0 | Page 4 of 20 −10 ±2.3/±2.2 ±2.7 % % −4 μA 20 15/40 ns mV p-p ADV3202/ADV3203 TIMING CHARACTERISTICS (SERIAL MODE) Specifications subject to change without notice. Table 3. Parameter Serial Data Setup Time CLK Pulse Width Serial Data Hold Time CLK Pulse Separation CLK to UPDATE Delay UPDATE Pulse Width CLK to DATA OUT Valid Propagation Delay, UPDATE to Switch On or Off Data Load Time, CLK = 5 MHz, Serial Mode RESET Time Symbol t1 t2 t3 t4 t5 t6 t7 Min 40 50 50 150 Limit Typ Max 50 160 Unit ns ns ns ns ns ns ns ns μs ns 40 130 50 38.6 160 1 CS 0 t2 1 t4 LOAD DATA INTO SERIAL REGISTER ON RISING EDGE CLK 0 t1 t3 1 CLAMP ON/OFF DATA IN OUT15 (D5) OUT00 (D0) 0 t5 1 = LATCHED t6 TRANSFER DATA FROM SERIAL REGISTER TO PARALLEL LATCHES DURING LOW LEVEL UPDATE 0 = TRANSPARENT 07526-002 t7 DATA OUT Figure 2. Timing Diagram, Serial Mode Table 4. Logic Levels, DVCC = 3.3 V VIH RESET, CS, CLK, DATA IN, UPDATE, OSDS VIL RESET, CS, CLK, DATA IN, UPDATE, OSDS VOH DATA OUT VOL DATA OUT IIH RESET, CS, CLK, DATA IN, UPDATE, OSDS IIL RESET, CS, CLK, DATA IN, UPDATE, OSDS IOH DATA OUT IOL DATA OUT 2.5 V min 0.8 V max 2.7 V min 0.5 V max 0.5 μA typ −0.5 μA typ 3 mA typ −3 mA typ Rev. 0 | Page 5 of 20 ADV3202/ADV3203 ABSOLUTE MAXIMUM RATINGS POWER DISSIPATION Table 5. The ADV3202/ADV3203 are operated with ±2.5 V, +5 V, or ±3.3 V supplies and can drive loads down to 150 Ω, resulting in a large range of possible power dissipations. For this reason, extra care must be taken while derating the operating conditions based on ambient temperature. Rating 7.5 V 6V +0.5 V to –4 V 9.4 V
ADV3203-EVALZ 价格&库存

很抱歉,暂时无法提供与“ADV3203-EVALZ”相匹配的价格&库存,您可以联系我们找货

免费人工找货