FEATURES
FUNCTIONAL BLOCK DIAGRAM
Fully specified rail-to-rail at VCC = 2.5 V to 5.5 V
Input common-mode voltage from −0.2 V to VCC + 0.2 V
Low glitch TTL-/CMOS-compatible output stage
40 ns propagation delay
Low power 1 mW at 2.5 V
Shutdown pin
Programmable hysteresis
Power supply rejection > 60 dB
−40°C to +125°C operation
NONINVERTING
INPUT
+
ADCMP609
INVERTING
INPUT
Q OUTPUT
–
SDN
06918-001
Data Sheet
Rail-to-Rail, Fast, Low Power 2.5 V to 5.5 V,
Single-Supply TTL/CMOS Comparator
ADCMP609
Figure 1.
APPLICATIONS
High speed instrumentation
Clock and data signal restoration
Logic level shifting or translation
High speed line receivers
Threshold detection
Peak and zero-crossing detectors
High speed trigger circuitry
Pulse-width modulators
Current/voltage controlled oscillators
GENERAL DESCRIPTION
The ADCMP609 is a fast comparator fabricated on XFCB2, an
Analog Devices, Inc., proprietary process. These comparators
are exceptionally versatile and easy to use. Features include an
input range from VEE − 0.2 V to VCC + 0.2 V, low noise,
TTL-/CMOS-compatible output drivers, and adjustable
hysteresis and/or shutdown inputs.
The device offers 40 ns propagation delay driving a 15 pF load
with 10 mV overdrive on 500 µA typical supply current.
A flexible power supply scheme allows the devices to operate
with a single +2.5 V positive supply and a −0.2 V to +3.0 V
input signal range up to a +5.5 V positive supply with a −0.2 V
to +5.7 V input signal range.
Rev. C
The TTL-/CMOS-compatible output stage is designed to drive
up to 15 pF with full rated timing specifications and to degrade
in a graceful and linear fashion as additional capacitance is
added. The input stage of the comparator offers robust
protection against large input overdrive, and the outputs do not
phase reverse when the valid input signal range is exceeded. A
programmable hysteresis feature is also provided.
The ADCMP609, available in an 8-lead MSOP package, features
a shutdown pin and hysteresis control.
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2007–2014 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com
ADCMP609
Data Sheet
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications Information .................................................................8
Applications ....................................................................................... 1
Power/Ground Layout and Bypassing ........................................8
Functional Block Diagram .............................................................. 1
TTL-/CMOS-Compatible Output Stage ....................................8
General Description ......................................................................... 1
Optimizing Performance..............................................................8
Revision History ............................................................................... 2
Comparator Propagation Delay Dispersion ..................................8
Specifications..................................................................................... 3
Comparator Hysteresis .................................................................9
Electrical Characteristics ............................................................. 3
Crossover Bias Point .....................................................................9
Absolute Maximum Ratings............................................................ 4
Minimum Input Slew Rate Requirement ................................ 10
Thermal Resistance ...................................................................... 4
Typical Applications Circuits ........................................................ 11
ESD Caution .................................................................................. 4
Outline Dimensions ....................................................................... 12
Pin Configuration and Function Descriptions ............................. 5
Ordering Guide .......................................................................... 12
Typical Performance Characteristics ............................................. 6
REVISION HISTORY
11/14—Rev. B to Rev. C
Change to Figure 9 and Figure 10 .................................................. 7
6/14—Rev. A to Rev. B
Added Storage Temperature Range of −65°C to +150°C ............ 4
Updated Outline Dimensions ....................................................... 12
8/08—Rev. 0 to Rev. A
Changes to Table 4 ............................................................................ 5
Changes to Ordering Guide .......................................................... 12
7/07—Revision 0: Initial Version
Rev. C | Page 2 of 12
Data Sheet
ADCMP609
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS
VCC = 2.5 V, TA = −40°C to +125°C; typical value is TA = 25°C, unless otherwise noted.
Table 1.
Parameter
DC INPUT CHARACTERISTICS
Voltage Range
Common-Mode Range
Differential Voltage
Offset Voltage
Bias Current
Offset Current
Capacitance
Resistance, Differential Mode
Resistance, Common Mode
Active Gain
Common-Mode Rejection Ratio
Hysteresis
HYSTERESIS MODE AND TIMING
Hysteresis Mode Bias Voltage
Minimum Resistor Value
SHUTDOWN PIN CHARACTERISTICS1
VIH
VIL
IIH
Sleep Time
Wake-Up Time
DC OUTPUT CHARACTERISTICS
Output Voltage High Level
Output Voltage Low Level
AC PERFORMANCE2
Rise Time/Fall Time
Propagation Delay
Symbol
Conditions
Min
VP, VN
VCC = 2.5 V to 5.5 V
VCC = 2.5 V to 5.5 V
VCC = 2.5 V to 5.5 V
−0.2
−0.2
VOS
IP, IN
CP, CN
AV
CMRR
tSD
tH
VOH
VOL
tR/tF
tPD
Propagation Delay Skew, Rising to Falling Transition
Propagation Delay Skew, Q to Q
Overdrive Dispersion
Common-Mode Dispersion
POWER SUPPLY
Supply Voltage Range
Positive Supply Current
−5.0
−0.4
−1.0
VCC
IVCC
Power Dissipation
PD
Power Supply Rejection Ratio
Shutdown Current
PSRR
ISD
Typ
±3
Max
Unit
VCC + 0.2 V
VCC + 0.2 V
VCC
+5.0
+0.4
+1.0
V
V
V
mV
µA
µA
pF
kΩ
kΩ
dB
dB
1
−0.5 V to VCC + 0.5 V
−0.5 V to VCC + 0.5 V
200
100
VCC = 2.5 V
VCM = −0.2 V to +2.7 V
VCC = 5.5 V
RHYS = ∞
50
Current − 1 μA
Hysteresis = 120 mV
1.145
30
Comparator is operating
Shutdown guaranteed
VIH = VCC
lCC < 100 µA
VPP = 10 mV, output valid
VCC = 2.5 V to 5.5 V
IOH = 0.8 mA, VCC = 2.5 V
IOL = 0.8 mA, VCC = 2.5 V
VCC = 2.5 V to 5.5 V
10% to 90%, VCC = 2.5 V
10% to 90%, VCC = 5.5 V
VOD = 10 mV, VCC = 2.5 V
VOD = 50 mV, VCC = 5.5 V
VCC = 2.5 V
VCC = 5.5 V
VCC = 2.5 V
VCC = 5.5 V
10 mV < VOD < 125 mV
−0.2 V < VCM < VCC + 0.2 V
2.0
−0.2
−6
7000
4000
80
50
1.25
+0.4
1.35
120
V
kΩ
VCC
+0.4
+6
V
V
µA
ns
ns
300
150
VCC − 0.4
0.4
25 to 50
45 to 75
30 to 50
35 to 60
4.5
8
3
4
12
1.5
2.5
VCC = 2.5 V
VCC = 5.5 V
VCC = 2.5 V
VCC = 5.5 V
VCC = 2.5 V to 5.5 V
VCC = 2.5 V to 5.5 V
dB
mV
0.1
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
550
800
1.4
4.5
5.5
650
1100
1.7
7
150
260
−50
The output is a high impedance mode when the device is in shutdown mode. Note that this feature is to be used with care since the enable/disable time is much
longer than with a true tristate output.
2
VIN = 100 mV square input at 1 MHz, VCM = 0 V, CL = 15 pF, VCCI = 2.5 V, unless otherwise noted.
1
Rev. C | Page 3 of 12
V
V
V
μA
μA
mW
mW
dB
μA
ADCMP609
Data Sheet
ABSOLUTE MAXIMUM RATINGS
Table 2.
Parameter
Supply Voltages
Supply Voltage (VCC to Ground)
Supply Differential
Input Voltages
Input Voltage
Differential Input Voltage
Maximum Input/Output Current
Shutdown Pin
Applied Voltage (SDN to Ground)
Maximum Input/Output Current
Hysteresis Control Pin
Applied Voltage (HYS to Ground)
Maximum Input/Output Current
Output Current
Operating Temperature
Ambient Temperature Range
Junction Temperature
Storage Temperature Range
Rating
−0.5 V to +6.0 V
−6.0 V to +6.0 V
−0.5 V to VCC + 0.5 V
±(VCC + 0.5 V)
±50 mA
−0.5 V to VCC + 0.5 V
±50 mA
−0.5 V to VCC + 0.5 V
±50 mA
±50 mA
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the operational
section of this specification is not implied. Operation beyond
the maximum operating conditions for extended periods may
affect product reliability.
THERMAL RESISTANCE
θJA is specified for the worst-case conditions, that is, a device
soldered in a circuit board for surface-mount packages.
Table 3.
Package Type
ADCMP609 8-Lead MSOP
1
−40°C to +125°C
150°C
−65°C to +150°C
Measurement in still air.
ESD CAUTION
Rev. C | Page 4 of 12
θJA1
130
Unit
°C/W
Data Sheet
ADCMP609
VCC 1
VP 2
VN 3
SDN 4
ADCMP609
TOP VIEW
(Not to Scale)
8
Q
7
Q
6
VEE
5
HYS
06918-002
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 2. ADCMP609 Pin Configuration
Table 4. ADCMP609 Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
Mnemonic
VCC
VP
VN
SDN
HYS
VEE
Q
8
Q
Description
VCC Supply.
Noninverting Analog Input.
Inverting Analog Input.
Shutdown. Drive this pin low to shut down the device.
Hysteresis Control. Bias with resistor or current source for hysteresis.
Negative Supply Voltage.
Noninverting Output. Q is at logic high if the analog voltage at the noninverting input (VP) is greater than the
analog voltage at the inverting input (VN), provided the comparator is in compare mode.
Inverting Output. Q is at logic low if the analog voltage at the noninverting input (VP) is greater than the analog
voltage at the inverting input (VN), provided the comparator is in compare mode.
Rev. C | Page 5 of 12
ADCMP609
Data Sheet
TYPICAL PERFORMANCE CHARACTERISTICS
VCC = 2.5 V, TA = 25°C, unless otherwise noted.
300
200
VCC = 5.5V
HYSTERESIS (mV)
CURRENT (µA)
VCC = 2.5V
100
0
–100
–200
–400
–1
06918-003
–300
0
1
2
3
4
5
6
160
150
140
130
120
110
100
90
80
70
60
50
40
30
20
10
0
7
VCC = 2.5
VCC = 5.5
0
HYS PIN VOLTAGE (V)
06918-006
400
100 200 300 400 500 600 700 800 900 1000 1100 1200 1300
HYS RESISTOR (kΩ)
Figure 3. HYS Pin Current (μA) vs. Voltage (V)
Figure 6. Hysteresis vs. HYS Resistor
1.5
5
4
SOURCE
3
1.0
SINK
LOAD CURRENT (mA)
2
IB (µA)
1
0
–1
–2
0.5
0
+125°C
–5
–1.0
06918-004
–4
–0.5
+25°C
–40°C
–0.5
0
0.5
1.0
1.5
2.0
2.5
3.0
–1.0
–1.0 –0.5
3.5
06918-007
–3
0
VCM AT VCC (2.5V)
1.0
1.5
2.0
2.5
3.0
3.5
4.0
VOUT (V)
Figure 7. Load Current vs. VOH/VOL
Figure 4. Input Bias Current vs. Input Common-Mode Voltage (V)
38.0
60
37.8
PROPAGATION DELAY (ns)
55
50
45
VCC = 5.5V
RISE DELAY
35
VCC = 5.5V
FALL DELAY
30
VCC = 2.5V
FALL DELAY
25
37.4
37.2
37.0
PROPAGATION DELAY RISE
36.8
36.6
36.4
VCC = 2.5V
RISE DELAY
36.2
20
0
PROPAGATION DELAY FALL
37.6
06918-008
40
50
100
OD (mV)
150
36.0
0.5
06918-005
PROPAGATION DELAY (ns)
0.5
1.0
1.5
2.0
2.5
3.0
VCM AT VCC (2.5V)
Figure 5. Propagation Delay vs. Input Overdrive at VCC = 2.5 V and 5.5 V
Rev. C | Page 6 of 12
Figure 8. Propagation Delay vs. Input Common-Mode Voltage (V)
Data Sheet
ADCMP609
Q
Q
Q
100ns/DIV
1V/DIV
Figure 9. 1 MHz Output Voltage Waveform at VCC = 2.5 V
100ns/DIV
Figure 10. 1 MHz Output Voltage Waveform at VCC = 5.5 V
Rev. C | Page 7 of 12
06918-010
0.5V/DIV
06918-009
Q
ADCMP609
Data Sheet
APPLICATIONS INFORMATION
POWER/GROUND LAYOUT AND BYPASSING
VLOGIC
The ADCMP609 comparator is a high speed device. Despite the
low noise output stage, it is essential to use proper high speed
design techniques to achieve the specified performance. Because
comparators are uncompensated amplifiers, feedback in any
phase relationship is likely to cause oscillations or undesired
hysteresis. Of critical importance is the use of low impedance
supply planes, particularly the output supply plane (VCC) and
the ground plane. Individual supply planes are recommended as
part of a multilayer board. Providing the lowest inductance return
path for switching currents ensures the best possible performance
in the target application.
TTL-/CMOS-COMPATIBLE OUTPUT STAGE
To achieve specified propagation delay performance, keep the
capacitive load at or below the specified minimums. The
outputs of the ADCMP609 are designed to directly drive one
Schottky TTL or three low power Schottky TTL loads (or an
equivalent). For large fan outputs, buses, or transmission lines,
use an appropriate buffer to maintain the excellent speed and
stability of the comparator.
With the rated 15 pF load capacitance applied, more than half
of the total device propagation delay is output stage slew time.
Because of this, the total propagation delay decreases as VCC
decreases, and instability in the power supply may appear as
excess delay dispersion.
Delay is measured to the 50% point for whatever supply is in
use; therefore, the fastest times are observed with the VCC supply at
2.5 V, and larger values are observed when driving loads that
switch at other levels.
Overdrive and input slew rate dispersions are not significantly
affected by output loading and VCC variations.
The TTL-/CMOS-compatible output stage is shown in the
simplified schematic diagram (Figure 11). Because of its
inherent symmetry and generally good behavior, this output
stage is readily adaptable for driving various filters and other
unusual loads.
Q1
+IN
OUTPUT
AV
–IN
A2
GAIN STAGE
Q2
OUTPUT STAGE
06918-011
It is also important to adequately bypass the input and output
supplies. Place a 0.1 µF bypass capacitor as close as possible to
each VCC supply pin. The capacitor should be connected to the
ground plane with redundant vias placed to provide a physically
short return path for output currents flowing back from ground
to the VCC pin. Carefully select high frequency bypass capacitors
for minimum inductance and effective series resistance (ESR).
Parasitic layout inductance should also be strictly controlled to
maximize the effectiveness of the bypass at high frequencies.
A1
Figure 11. Simplified Schematic Diagram of
TTL-/CMOS-Compatible Output Stage
OPTIMIZING PERFORMANCE
As with any high speed comparator, proper design and layout techniques are essential for obtaining the specified performance. Stray
capacitance, inductance, common power and ground impedances,
or other layout issues can severely limit performance and often
cause oscillation. The source impedance should be minimized as
much as is practicable. High source impedance, in combination
with the parasitic input capacitance of the comparator, causes an
undesirable degradation in bandwidth at the input, therefore
degrading the overall response. Higher impedances encourage
undesired coupling.
COMPARATOR PROPAGATION DELAY DISPERSION
The ADCMP609 comparator is designed to reduce propagation
delay dispersion over a wide input overdrive range of 10 mV to
VCC − 1 V. Propagation delay dispersion is the variation in propagation delay that results from a change in the degree of overdrive
or slew rate, which is how far or how fast the input signal
exceeds the switching threshold.
Propagation delay dispersion is a specification that becomes
important in high speed, time-critical applications, such as data
communication, automatic test and measurement, and instrumentation. It is also important in event-driven applications, such as
pulse spectroscopy, nuclear instrumentation, and medical imaging.
Dispersion is the variation in propagation delay as the input overdrive conditions are changed (see Figure 12 and Figure 13).
ADCMP609 dispersion is typically
工商网监
湘ICP备2023018690号
