0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
LT8364EDE#PBF

LT8364EDE#PBF

  • 厂商:

    AD(亚德诺)

  • 封装:

    DFN12

  • 描述:

    LT8364EDE#PBF

  • 数据手册
  • 价格&库存
LT8364EDE#PBF 数据手册
LT8364 Low IQ Boost/SEPIC/ Inverting Converter with 4A, 60V Switch DESCRIPTION FEATURES Wide Input Voltage Range: 2.8V to 60V nn Ultralow Quiescent Current and Low Ripple Burst Mode® Operation: IQ = 9µA nn 4A, 60V Power Switch nn Positive or Negative Output Voltage Programming with a Single Feedback Pin nn Programmable Frequency (300kHz to 2MHz) nn Synchronizable to an External Clock nn Spread Spectrum Frequency Modulation for Low EMI nn BIAS Pin for Higher Efficiency nn Programmable Undervoltage Lockout (UVLO) nn Thermally Enhanced 12-lead 4mm × 3mm DFN and 16-lead MSOP packages nn APPLICATIONS Industrial and Automotive Telecom nn Medical Diagnostic Equipment nn Portable Electronics nn nn The LT®8364 is a current mode DC/DC converter with a 60V, 4A switch operating from a 2.8V to 60V input. With a unique single feedback pin architecture it is capable of boost, SEPIC or inverting configurations. Burst Mode operation consumes as low as 9µA quiescent current to maintain high efficiency at very low output currents, while keeping typical output ripple below 15mV. An external compensation pin allows optimization of loop bandwidth over a wide range of input and output voltages and programmable switching frequencies between 300kHz and 2MHz. A SYNC/MODE pin allows synchronization to an external clock. It can also be used to select between burst or pulse-skip modes of operation with or without Spread Spectrum Frequency Modulation for low EMI. For increased efficiency, a BIAS pin can accept a second input to supply the INTVCC regulator. Additional features include frequency foldback and programmable soft-start to control inductor current during startup. The LT8364 is available in a thermally enhanced 12-lead 4mm × 3mm DFN package or a thermally enhanced 16-lead MSOP package with four pins removed. All registered trademarks and trademarks are the property of their respective owners. TYPICAL APPLICATION 2MHz, 48V Output Boost Converter 3.3μH 4.7µF EN/UVLO LT8364 SS FBX 4.7µF x2 BIAS INTVCC SYNC/MODE RT 1M SW GND VC 20k 1µF 34.8k 36.5k 10nF 80 2.4 EFFICIENCY 70 2.1 60 1.8 50 40 1.5 POWER LOSS 1.2 0.9 30 20 0 8364 TA01a 2.7 90 10 2.2nF 3.0 100 POWER LOSS (W) VIN VOUT 48V 300mA AT VIN = 8V 640mA AT VIN = 12V 1A AT VIN = 24V EFFICIENCY (%) VIN 8V TO 38V Efficiency and Power Loss 0.6 VIN = 12V VIN = 24V 0.3 0 0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1 1.1 LOAD CURRENT (A) 8364 TA01b 8364f For more information www.linear.com/LT8364 1 LT8364 ABSOLUTE MAXIMUM RATINGS (Note 1) SW............................................................................. 60V VIN, EN/UVLO............................................................. 60V BIAS........................................................................... 40V EN/UVLO Pin Above VIN Pin, SYNC............................. 6V INTVCC ................................................................(Note 2) VC ................................................................................ 4V FBX............................................................................ ±4V Operating Junction Temperature (Note 3) LT8364E, LT8364I...............................–40°C to 125°C LT8364H..............................................–40°C to 150°C Storage Temperature Range....................–65°C to 150°C PIN CONFIGURATION TOP VIEW TOP VIEW EN/UVLO 1 VIN 3 INTVCC NC BIAS VC 5 6 7 8 NC 1 12 SW1 EN/UVLO 2 11 SW2 VIN 3 INTVCC 4 BIAS VC 16 SW1 17 PGND, GND 14 SW2 12 11 10 9 SYNC/MODE SS RT FBX MSE PACKAGE VARIATION: MSE16 (12) 16-LEAD PLASTIC MSOP θJA = 45°C/W, θJC = 10°C/W EXPOSED PAD (PIN 17) IS PGND AND GND, MUST BE SOLDERED TO PCB ORDER INFORMATION 13 GND 10 SYNC/MODE 9 SS 5 8 RT 6 7 FBX DE PACKAGE 12-LEAD (4mm × 3mm) PLASTIC DFN θJA = 43°C/W, θJC = 5.5°C/W EXPOSED PAD (PIN 13) IS PGND AND GND, MUST BE SOLDERED TO PCB http://www.linear.com/product/LT8364#orderinfo LEAD FREE FINISH TAPE AND REEL PART MARKING* PACKAGE DESCRIPTION TEMPERATURE RANGE LT8364EMSE#PBF LT8364EMSE#TRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 125°C LT8364IMSE#PBF LT8364IMSE#TRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 125°C LT8364HMSE#PBF LT8364HMSE#TRPBF 8364 16-Lead Plastic MSOP with 4 Pins Removed –40°C to 150°C LT8364EDE#PBF LT8364EDE#TRPBF 8364 12-Lead (4mm × 3mm) Plastic DFN –40°C to 125°C 12-Lead (4mm × 3mm) Plastic DFN –40°C to 125°C 12-Lead (4mm × 3mm) Plastic DFN –40°C to 150°C LT8364IDE#PBF LT8364IDE#TRPBF 8364 LT8364HDE#PBF LT8364HDE#TRPBF 8364 Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container. For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix. 8364f 2 For more information www.linear.com/LT8364 LT8364 ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, EN/UVLO = 12V unless otherwise noted. PARAMETER CONDITIONS VIN Operating Voltage Range VIN Quiescent Current at Shutdown MIN TYP UNITS 60 V l 1 1 2 15 μA μA l 2 2 5 25 μA μA l 9 9 15 30 μA μA l 1200 1200 1600 1850 µA µA l 22 22 40 65 µA µA 4.4 4 4.65 4.25 V V l 2.8 MAX VEN/UVLO = 0.2V VEN/UVLO = 1.5V VIN Quiescent Current Sleep Mode (Not Switching) Active Mode (Not Switching) SYNC = 0V SYNC = 0V or INTVCC, BIAS = 0V SYNC = 0V or INTVCC, BIAS = 5V BIAS Threshold Rising, BIAS Can Supply INTVCC Falling, BIAS Cannot Supply INTVCC VIN Falling Threshold to Supply INTVCC BIAS = 12V BIAS Falling Threshold to Supply INTVCC VIN = 12V BIAS – 2V V VIN V FBX Regulation 1.568 –0.820 1.6 –0.80 1.632 –0.780 V V 0.005 0.005 0.015 0.015 %/V %/V 10 nA FBX Regulation Voltage FBX > 0V FBX < 0V FBX Line Regulation FBX > 0V, 2.8V < VIN < 60V FBX < 0V, 2.8V < VIN < 60V FBX Pin Current FBX = 1.6V, –0.8V l –10 RT = 165k RT = 45.3k RT = 20k l l l 273 0.92 1.85 300 1 2 14 20 25 % 85 60 110 85 ns ns 50 75 ns l l Oscillator Switching Frequency (fOSC) SSFM Maximum Frequency Deviation ∆f/fOSC • 100, RT = 20k Minimum On-Time Burst Mode, VIN = 24V (Note 6) Pulse-Skip Mode, VIN = 24V (Note 6) Minimum Off-Time l 327 1.08 2.15 kHz MHz MHz SYNC/Mode, Mode Thresholds (Note 5) High (Rising) Low (Falling) l l 0.14 1.3 0.2 1.7 V V SYNC/Mode, Clock Thresholds (Note 5) Rising Falling l l 0.4 1.3 0.8 1.7 V V fSYNC/fOSC Allowed Ratio RT = 20k 0.95 1 1.25 kHz/kHz SYNC Pin Current SYNC = 2V SYNC = 0V, Current Out of Pin 10 10 25 25 µA µA 5 6.4 A Switch Maximum Switch Current Limit Threshold l 4 Switch Overcurrent Threshold Discharges SS Pin 7.5 Switch RDS(ON) ISW = 0.5A 100 Switch Leakage Current VSW = 60V 0.1 A mΩ 1 µA 8364f For more information www.linear.com/LT8364 3 LT8364 ELECTRICAL CHARACTERISTICS The l denotes the specifications which apply over the full operating temperature range, otherwise specifications are at TA = 25°C. VIN = 12V, EN/UVLO = 12V unless otherwise noted. PARAMETER CONDITIONS MIN TYP MAX UNITS EN/UVLO Logic EN/UVLO Pin Threshold (Rising) Start Switching l 1.576 1.68 1.90 V EN/UVLO Pin Threshold (Falling) Stop Switching l 1.545 1.6 1.645 V EN/UVLO Pin Current VEN/UVLO = 1.6V l –50 50 nA Soft-Start Soft-Start Charge Current SS = 0.5V 2 µA Soft-Start Pull-Down Resistance Fault Condition, SS = 0.1V 220 Ω Error Amplifier Transconductance FBX = 1.6V FBX = –0.8V 75 60 µA/V µA/V Error Amplifier Voltage Gain FBX = 1.6V FBX = –0.8V 185 145 V/V V/V Error Amplifier Max Source Current VC = 1.1V, Current Out of Pin 7 µA Error Amplifier Max Sink Current VC = 1.1V 7 µA Error Amplifier Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. Note 2: INTVCC cannot be externally driven. No additional components or loading is allowed on this pin. Note 3: The LT8364E is guaranteed to meet performance specifications from 0°C to 125°C junction temperature. Specifications over the –40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LT8364I is guaranteed over the full –40°C to 125°C operating junction temperature range. The LT8364H is guaranteed over the full –40°C to 150°C operating junction temperature range. Note 4: The IC includes overtemperature protection that is intended to protect the device during overload conditions. Junction temperature will exceed 150°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature will reduce lifetime. Note 5: For SYNC/MODE inputs required to select modes of operation see the Pin Functions and Applications Information sections. Note 6: The IC is tested in a Boost converter configuration with the output voltage programmed for 24V. 8364f 4 For more information www.linear.com/LT8364 LT8364 TYPICAL PERFORMANCE CHARACTERISTICS FBX Positive Regulation Voltage vs Temperature –0.780 VIN = 12V FBX VOLTAGE (V) FBX VOLTAGE (V) 1.608 1.600 1.592 –0.795 –0.800 –0.805 1.584 –0.810 1.576 –0.815 1.568 –50 –25 –0.820 –50 –25 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 2.02 2.00 1.98 1.96 1.94 2.04 2.02 2.00 1.98 1.96 1.94 1.92 1.90 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 8364 G04 6.0 100 VIN = 12V 90 0 5 10 15 20 25 30 35 40 45 50 55 60 VIN (V) 125 5.0 4.8 4.6 100 75 50 25 0 –0.8 100 VIN = 12V 90 70 60 50 40 30 4.4 20 4.2 10 10 20 30 40 50 60 70 80 90 100 DUTY CYCLE (%) 8364 G07 VIN = 12V –0.4 0.0 0.4 0.8 VOLTAGE (V) 0 –50 –25 1.2 1.6 8364 G06 MINIMUM OFF TIME (ns) 5.2 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) Switch Minimum Off-Time vs Temperature 80 MINIMUM ON TIME (ns) 5.6 0 1.58 Switch Minimum On-Time vs Temperature 5.4 EN/UVLO FALLING (TURN–OFF) 1.60 8364 G05 Switch Current Limit vs Duty Cycle 5.8 1.62 Normalized Switching Frequency vs FBX Voltage Switching Frequency vs VIN 2.06 1.92 1.90 –50 –25 1.64 8364 G03 NORMALIZED SWITCHING FREQUENCY (%) 2.04 1.66 1.54 –50 –25 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 2.08 SWITCHING FREQUENCY (MHz) SWITCHING FREQUENCY (MHz) 2.10 VIN = 12V 2.06 1.68 8364 G02 Switching Frequency vs Temperature 2.08 EN/UVLO RISING (TURN–ON) 1.70 1.56 8364 G01 SWITCH CURRENT LIMIT (A) 1.72 –0.790 1.616 4.0 1.74 VIN = 12V –0.785 1.624 2.10 EN/UVLO Pin Thresholds vs Temperature EN/UVLO PIN VOLTAGE (V) 1.632 FBX Negative Regulation Voltage vs Temperature VIN = 12V 80 70 60 50 40 30 20 10 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 8364 G08 0 –50 –25 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 8364 G09 8364f For more information www.linear.com/LT8364 5 LT8364 TYPICAL PERFORMANCE CHARACTERISTICS VIN Pin Current (Active Mode, Not Switching, Bias = 0V) vs Temperature 30 1.8 1.6 VIN PIN CURRENT (mA) 24 VIN PIN CURRENT (µA) 2.0 VIN = 12V VBIAS = 0V VSYNC_MODE = 0V 27 21 18 15 12 9 VIN Pin Current (Active Mode, Not Switching, Bias = 5V) vs Temperature 50 VIN = 12V VBIAS = 0V VSYNC_MODE = FLOAT 46 42 VIN PIN CURRENT (µA) VIN Pin Current (Sleep Mode, Not Switching) vs Temperature 1.4 1.2 1.0 0.8 0.6 34 30 26 22 0.4 18 3 0.2 14 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 0 –50 –25 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 8364 G10 VSW 20V/DIV IL 1A/DIV VSW 20V/DIV VSW 20V/DIV 8364 G13 1µs/DIV 1µs/DIV FRONT PAGE APPLICATION IOUT 400mA/DIV IOUT 400mA/DIV VIN = 12V VOUT = 48V 1.0 VIN = 12V VOUT = 48V VOUT 500mV/DIV VOUT 500mV/DIV 0.5 100µs/DIV 0 20 40 60 80 LOAD CURRENT (mA) 8364 G15 VOUT Transient Response: Load Current Transients from 320mA to 640mA to 320mA FRONT PAGE APPLICATION VIN = 12V VOUT = 48V 1.5 0 8364 G14 VOUT Transient Response: Load Current Transients from 160mA to 640mA to 160mA FRONT PAGE APPLICATION 2.0 Switching Waveforms (in Deep Burst Mode) IL 1A/DIV Burst Frequency vs Load Current 2.5 0 25 50 75 100 125 150 175 JUNCTION TEMPERATURE (°C) 8364 G12 Switching Waveforms (in DCM/Light Burst Mode) IL 1A/DIV 1µs/DIV 10 –50 –25 8364 G11 Switching Waveforms (in CCM) SWITCHING FREQUENCY (MHz) 38 6 0 –50 –25 VIN = 12V VBIAS = 5V VSYNC_MODE = FLOAT 8364 G17 100µs/DIV 8364 G18 100 8364 G16 8364f 6 For more information www.linear.com/LT8364 LT8364 PIN FUNCTIONS EN/UVLO: Shutdown and Undervoltage Detect Pin. The LT8364 is shut down when this pin is low and active when this pin is high. Below an accurate 1.6V threshold, the part enters undervoltage lockout and stops switching. This allows an undervoltage lockout (UVLO) threshold to be programmed for system input voltage by resistively dividing down system input voltage to the EN/UVLO pin. An 80mV pin hysteresis ensures part switching resumes when the pin exceeds 1.68V. EN/UVLO pin voltage below 0.2V reduces VIN current below 1µA. If shutdown and UVLO features are not required, the pin can be tied directly to system input. RT: A resistor from this pin to the exposed pad GND copper (near FBX) programs switching frequency. VIN: Input Supply. This pin must be locally bypassed. Be sure to place the positive terminal of the input capacitor as close as possible to the VIN pin, and the negative terminal as close as possible to the exposed pad PGND copper (near EN/UVLO). INTVCC: Regulated 3.2V Supply for Internal Loads. The INTVCC pin must be bypassed with a 1µF low ESR ceramic capacitor to GND. No additional components or loading is allowed on this pin. INTVCC draws power from the BIAS pin if 4.4V ≤ BIAS ≤ VIN, otherwise INTVCC is powered by the VIN pin. NC: No Internal Connection. Leave this pin open. BIAS: Second Input Supply for Powering INTVCC. Removes the majority of INTVCC current from the VIN pin to improve efficiency when 4.4V ≤ BIAS ≤ VIN. If unused, tie the pin to GND. VC: Error Amplifier Output Pin. Tie external compensation network to this pin. FBX: Voltage Regulation Feedback Pin for Positive or Negative Outputs. Connect this pin to a resistor divider between the output and the exposed pad GND copper (near FBX). FBX reduces the switching frequency during start-up and fault conditions when FBX is close to 0V. SS: Soft-Start Pin. Connect a capacitor from this pin to GND copper (near FBX) to control the ramp rate of inductor current during converter start-up. SS pin charging current is 2μA. An internal 220Ω MOSFET discharges this pin during shutdown or fault conditions. SYNC/MODE: This pin allows five selectable modes for optimization of performance. SYNC/MODE Pin Input Capable Mode(s) of Operation (1) GND or 1.7V Pulse-skip/SSFM where the selectable modes of operation are, Burst = low IQ, low output ripple operation at light loads Pulse-skip = skipped pulse(s) at light load (aligned to clock) Sync = switching frequency synchronized to external clock SSFM = Spread Spectrum Frequency Modulation for low EMI SW1, SW2 (SW): Output of the Internal Power Switch. Minimize the metal trace area connected to these pins to reduce EMI. PGND,GND: Power Ground and Signal Ground for the IC. The package has an exposed pad underneath the IC which is the best path for heat out of the package. The pin should be soldered to a continuous copper ground plane under the device to reduce die temperature and increase the power capability of the LT8364. Connect power ground components to the exposed pad copper exiting near the EN/UVLO and SW pins. Connect signal ground components to the exposed pad copper exiting near the VC and FBX pins. 8364f For more information www.linear.com/LT8364 7 LT8364 BLOCK DIAGRAM L VIN R4 OPT VOUT R3 OPT COUT CIN EN/UVLO VIN VBIAS (+) VBIAS – 2V(–) INTERNAL REFERENCE UVLO + SW + + – – SW BIAS 4.4V(+) 4.0V(–) 1.68V(+) 1.6V(–) A6 UVLO D – TJ > 170°C 3.2V REGULATOR INTVCC INTVCC UVLO SYNC/MODE CVCC RT OSCILLATOR FREQUENCY FOLDBACK ERROR AMP SELECT FBX 1.6V BURST DETECT ERROR AMP + – A1 – + R2 A7 A5 PWM COMPARATOR ERROR AMP OVERCURRENT – + M1 DRIVER A2 – A3 ISS 2μA UVLO OVERCURRENT M2 Q1 + SLOPE RSENSE A4 – SS MAX ILIMIT + –0.8V 1.5× MAX ILIMIT + VOUT R1 SWITCH LOGIC SLOPE – R5 PGND/GND VC 8364 BD CSS RC CC 8364f 8 For more information www.linear.com/LT8364 LT8364 OPERATION The LT8364 uses a fixed frequency, current mode control scheme to provide excellent line and load regulation. Operation can be best understood by referring to the Block Diagram. An oscillator (with frequency programmed by a resistor at the RT pin) turns on the internal power switch at the beginning of each clock cycle. Current in the inductor then increases until the current comparator trips and turns off the power switch. The peak inductor current at which the switch turns off is controlled by the voltage on the VC pin. The error amplifier servos the VC pin by comparing the voltage on the FBX pin with an internal reference voltage (1.60V or –0.80V, depending on the chosen topology). When the load current increases it causes a reduction in the FBX pin voltage relative to the internal reference. This causes the error amplifier to increase the VC pin voltage until the new load current is satisfied. In this manner, the error amplifier sets the correct peak switch current level to keep the output in regulation. The LT8364 is capable of generating either a positive or negative output voltage with a single FBX pin. It can be configured as a boost or SEPIC converter to generate a positive output voltage, or as an inverting converter to generate a negative output voltage. When configured as a Boost converter, as shown in the Block Diagram, the FBX pin is pulled up to the internal bias voltage of 1.60V by a voltage divider (R1 and R2) connected from VOUT to GND. Amplifier A2 becomes inactive and amplifier A1 performs (inverting) amplification from FBX to VC. When the LT8364 is in an inverting configuration, the FBX pin is pulled down to –0.80V by a voltage divider from VOUT to GND. Amplifier A1 becomes inactive and amplifier A2 performs (non-inverting) amplification from FBX to VC. If the EN/UVLO pin voltage is below 1.6V, the LT8364 enters undervoltage lockout (UVLO), and stops switching. When the EN/UVLO pin voltage is above 1.68V (typical), the LT8364 resumes switching. If the EN/UVLO pin voltage is below 0.2V, the LT8364 draws less than 1µA from VIN. For the SYNC/MODE pin tied to ground or 1.7V, the LT8364 uses pulse-skipping mode and performs Spread-Spectrum Modulation of switching frequency. For the SYNC/MODE pin driven by an external clock, the converter switching frequency is synchronized to that clock and pulse-skipping mode is also enabled. See the Pin Functions section for SYNC/MODE pin. The LT8364 includes a BIAS pin to improve efficiency across all loads. The LT8364 intelligently chooses between the VIN and BIAS pins to supply the INTVCC for best efficiency. The INTVCC supply current can be drawn from the BIAS pin instead of the VIN pin for 4.4V ≤ BIAS ≤ VIN. Protection features ensure the immediate disable of switching and reset of the SS pin for any of the following faults: internal reference UVLO, INTVCC UVLO, switch current > 1.5× maximum limit, EN/UVLO < 1.6V or junction temperature > 170°C. 8364f For more information www.linear.com/LT8364 9 LT8364 APPLICATIONS INFORMATION ACHIEVING ULTRALOW QUIESCENT CURRENT To enhance efficiency at light loads the LT8364 uses a low ripple Burst Mode architecture. This keeps the output capacitor charged to the desired output voltage while minimizing the input quiescent current and output ripple. In Burst Mode operation, the LT8364 delivers single small pulses of current to the output capacitor followed by sleep periods where the output power is supplied by the output capacitor. While in sleep mode, the LT8364 consumes only 9µA. As the output load decreases, the frequency of single current pulses decreases (see Figure 1) and the percentage of time the LT8364 is in sleep mode increases, resulting in much higher light load efficiency than for typical converters. To optimize the quiescent current performance at light loads, the current in the feedback resistor divider must be minimized as it appears to the output as load current. In addition, all possible leakage currents from the output should also be minimized as they all add to the equivalent output load. The largest contributor to leakage current can be due to the reverse biased leakage of the Schottky diode (see Diode Selection in the Applications Information section). While in Burst Mode operation, the current limit of the switch is approximately 1A resulting in the output voltage ripple shown in Figure 2. Increasing the output capacitance will decrease the output ripple proportionally. As the output load ramps upward from zero the switching frequency will increase but only up to the fixed frequency SWITCHING FREQUENCY (MHz) 2.5 VIN = 12V VOUT = 48V 1.5 1.0 0.5 0 0 20 40 60 80 LOAD CURRENT (mA) VOUT 20mV/DIV 10µs/DIV 8364 F02 Figure 2. Burst Mode Operation defined by the resistor at the RT pin as shown in Figure 1. The output load at which the LT8364 reaches the fixed frequency varies based on input voltage, output voltage, and inductor choice. PROGRAMMING INPUT TURN-ON AND TURN-OFF THRESHOLDS WITH EN/UVLO PIN The EN/UVLO pin voltage controls whether the LT8364 is enabled or is in a shutdown state. A 1.6V reference and a comparator A6 with built-in hysteresis (typical 80mV) allow the user to accurately program the system input voltage at which the IC turns on and off (see the Block Diagram). The typical input falling and rising threshold voltages can be calculated by the following equations: R3 + R4 R4 R3 + R4 = 1.68 • R4 VIN(FALLING,UVLO(–)) = 1.60 • VIN(RISING, UVLO(+)) VIN current is reduced below 1µA when the EN/UVLO pin voltage is less than 0.2V. The EN/UVLO pin can be connected directly to the input supply VIN for always-enabled operation. A logic input can also control the EN/UVLO pin. FRONT PAGE APPLICATION 2.0 IL 1A/DIV 100 When operating in Burst Mode operation for light load currents, the current through the R3 and R4 network can easily be greater than the supply current consumed by the LT8364. Therefore, R3 and R4 should be large enough to minimize their effect on efficiency at light loads. 8364 F01 Figure 1. Burst Frequency vs Load Current 8364f 10 For more information www.linear.com/LT8364 LT8364 APPLICATIONS INFORMATION INTVCC REGULATOR Synchronization and Mode Selection A low dropout (LDO) linear regulator, supplied from VIN, produces a 3.2V supply at the INTVCC pin. A minimum 1µF low ESR ceramic capacitor must be used to bypass the INTVCC pin to ground to supply the high transient currents required by the internal power MOSFET gate driver. To select low ripple Burst Mode operation, for high efficiency at light loads, tie the SYNC/MODE pin below 0.14V (this can be ground or a logic low output). No additional components or loading is allowed on this pin. The INTVCC rising threshold (to allow soft-start and switching) is typically 2.65V. The INTVCC falling threshold (to stop switching and reset soft-start) is typically 2.5V. To improve efficiency across all loads, the majority of INTVCC current can be drawn from the BIAS pin (4.4V ≤ BIAS ≤ VIN) instead of the VIN pin. For SEPIC applications with VIN often greater than VOUT, the BIAS pin can be directly connected to VOUT. If the BIAS pin is connected to a supply other than VOUT, be sure to bypass the pin with a local ceramic capacitor. Programming Switching Frequency The LT8364 uses a constant frequency PWM architecture that can be programmed to switch from 300kHz to 2MHz by using a resistor tied from the RT pin to ground. A table showing the necessary RT value for a desired switching frequency is in Table 1. The RT resistor required for a desired switching frequency can be calculated using: 51.2 RT = – 5.6 f OSC where RT is in kΩ and fOSC is the desired switching frequency in MHz. Table 1. SW Frequency vs RT Value fOSC (MHz) RT (kΩ) 0.3 165 0.45 107 0.75 63.4 1 45.3 1.5 28.7 2 20 To synchronize the LT8364 oscillator to an external frequency connect a square wave (with 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4V and peaks above 1.7V (up to 6V). The LT8364 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LT8364 may be synchronized over a 300kHz to 2MHz range. The RT resistor should be chosen to set the LT8364 switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500kHz and higher, the RT should be selected for 500kHz. For some applications it is desirable for the LT8364 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. Firstly, the clock stays awake at all times and all switching cycles are aligned to the clock. Secondly, the full switching frequency is maintained at lower output load than in Burst Mode operation. These two differences come at the expense of increased quiescent current. To enable pulse-skipping mode, float the SYNC pin. To improve EMI/EMC, the LT8364 can provide spread spectrum frequency modulation (SSFM). This feature varies the clock with a triangle frequency modulation of 20%. For example, if the LT8364's frequency was programmed to switch at 2MHz, spread spectrum mode will modulate the oscillator between 2MHz and 2.4MHz. The 20% modulation will occur at a frequency: fOSC/256 where fOSC is the switching frequency programmed using the RT pin. The LT8364 can also be configured to operate in pulseskipping/SSFM mode by tying the SYNC/MODE pin above 1.7V. The LT8364 can also be configured for Burst Mode operation at light loads (for improved efficiency) and SSFM at heavy loads (for low EMI) by tying a 100k from the SYNC/MODE pin to GND. 8364f For more information www.linear.com/LT8364 11 LT8364 APPLICATIONS INFORMATION DUTY CYCLE CONSIDERATION The LT8364 minimum on-time, minimum off-time and switching frequency (fOSC) define the allowable minimum and maximum duty cycles of the converter (see Minimum On-Time, Minimum Off-Time, and Switching Frequency in the Electrical Characteristics table). Minimum Allowable Duty Cycle = Minimum On-Time(MAX) • fOSC(MAX) Maximum Allowable Duty Cycle = 1 – Minimum Off-Time(MAX) • fOSC(MAX) The required switch duty cycle range for a Boost converter operating in continuous conduction mode (CCM) can be calculated as: DMIN = 1 – DMAX = 1 – VIN(MAX) VOUT + VD VIN(MIN) VOUT + VD where VD is the diode forward voltage drop. If the above duty cycle calculations for a given application violate the minimum and/or maximum allowed duty cycles for the LT8364, operation in discontinuous conduction mode (DCM) might provide a solution. For the same VIN and VOUT levels, operation in DCM does not demand as low a duty cycle as in CCM. DCM also allows higher duty cycle operation than CCM. The additional advantage of DCM is the removal of the limitations to inductor value and duty cycle required to avoid sub-harmonic oscillations and the right half plane zero (RHPZ). While DCM provides these benefits, the trade-off is higher inductor peak current, lower available output power and reduced efficiency. SETTING THE OUTPUT VOLTAGE The output voltage is programmed with a resistor divider from the output to the FBX pin. Choose the resistor values for a positive output voltage according to: ⎛V ⎞ R1 = R2 • ⎜ OUT – 1⎟ ⎝ 1.60V ⎠ Choose the resistor values for a negative output voltage according to: ⎛ |V | ⎞ R1 = R2 • ⎜ OUT – 1⎟ ⎝ 0.80V ⎠ The locations of R1 and R2 are shown in the Block Diagram. 1% resistors are recommended to maintain output voltage accuracy. Higher-value FBX divider resistors result in the lowest input quiescent current and highest light-load efficiency. FBX divider resistors R1 and R2 are usually in the range from 25k to 1M. SOFT-START The LT8364 contains several features to limit peak switch currents and output voltage (VOUT) overshoot during start-up or recovery from a fault condition. The primary purpose of these features is to prevent damage to external components or the load. High peak switch currents during start-up may occur in switching regulators. Since VOUT is far from its final value, the feedback loop is saturated and the regulator tries to charge the output capacitor as quickly as possible, resulting in large peak currents. A large surge current may cause inductor saturation or power switch failure. The LT8364 addresses this mechanism with a programmable soft-start function. As shown in the Block Diagram, the soft-start function controls the ramp of the power switch current by controlling the ramp of VC through Q1. This allows the output capacitor to be charged gradually toward its final value while limiting the start-up peak currents. Figure 3 shows the output voltage and supply current for the first page Typical Application. It can be seen that both the output voltage and supply current come up gradually. FAULT PROTECTION An inductor overcurrent fault (> 7.5A) and/or INTVCC undervoltage (INTVCC < 2.5V) and/or thermal lockout (TJ  >  170°C) will immediately prevent switching, will reset the SS pin and will pull down VC. Once all faults are removed, the LT8364 will soft-start VC and hence inductor peak current. 8364f 12 For more information www.linear.com/LT8364 LT8364 APPLICATIONS INFORMATION IL 1A/DIV VOUT 20V/DIV 500µs/DIV 8364 F03 Figure 3. Soft-Start Waveforms FREQUENCY FOLDBACK During start-up or fault conditions in which VOUT is very low, extremely small duty cycles may be required to maintain control of inductor peak current. The minimum ontime limitation of the power switch might prevent these low duty cycles from being achievable. In this scenario inductor current rise will exceed inductor current fall during each cycle, causing inductor current to “walk up” beyond the switch current limit. The LT8364 provides protection from this by folding back switching frequency whenever FBX or SS pins are close to GND (low VOUT levels or start-up). This frequency foldback provides a larger switch-off time, allowing inductor current to fall enough each cycle (see Normalized Switching Frequency vs FBX Voltage in the Typical Performance Characteristics section). THERMAL LOCKOUT If the LT8364 die temperature reaches 170°C (typical), the part will stop switching and go into thermal lockout. When the die temperature has dropped by 5°C (nominal), the part will resume switching with a soft-started inductor peak current. COMPENSATION Loop compensation determines the stability and transient performance. The LT8364 uses current mode control to regulate the output which simplifies loop compensation. The optimum values depend on the converter topology, the component values and the operating conditions (including the input voltage, load current, etc.). To compensate the feedback loop of the LT8364, a series resistor-capacitor network is usually connected from the VC pin to GND. The Block Diagram shows the typical VC compensation network. For most applications, the capacitor should be in the range of 100pF to 10nF, and the resistor should be in the range of 5k to 100k. A small capacitor is often connected in parallel with the RC compensation network to attenuate the VC voltage ripple induced from the output voltage ripple through the internal error amplifier. The parallel capacitor usually ranges in value from 2.2pF to 22pF. A practical approach to designing the compensation network is to start with one of the circuits in this data sheet that is similar to your application, and tune the compensation network to optimize the performance. Stability should then be checked across all operating conditions, including load current, input voltage and temperature. Application Note 76 is a good reference. THERMAL CONSIDERATIONS Care should be taken in the layout of the PCB to ensure good heat sinking of the LT8364. Both packages have an exposed pad underneath the IC which is the best path for heat out of the package. The exposed pad should be soldered to a continuous copper ground plane under the device to reduce die temperature and increase the power capability of the LT8364. The ground plane should be connected to large copper layers to spread heat dissipated by the LT8364. Power dissipation within the LT8364 (PDISS_LT8364) can be estimated by subtracting the inductor and Schottky diode power losses from the total power losses calculated in an efficiency measurement. The junction temperature of LT8364 can then be estimated by: TJ(LT8364) = TA + θ JA • PDISS_LT8364 APPLICATION CIRCUITS The LT8364 can be configured for different topologies. The first topology to be analyzed will be the boost converter, followed by the SEPIC and inverting converters. Boost Converter: Switch Duty Cycle The LT8364 can be configured as a boost converter for the applications where the converter output voltage is higher than the input voltage. Remember that boost converters 8364f For more information www.linear.com/LT8364 13 LT8364 APPLICATIONS INFORMATION are not short-circuit protected. Under a shorted output condition, the inductor current is limited only by the input supply capability. For applications requiring a stepup converter that is short-circuit protected, please refer to the Applications Information section covering SEPIC converters. The conversion ratio as a function of duty cycle is: VOUT 1 = VIN 1− D in continuous conduction mode (CCM). For a boost converter operating in CCM, the duty cycle of the main switch can be calculated based on the output voltage (VOUT) and the input voltage (VIN). The maximum duty cycle (DMAX) occurs when the converter has the minimum input voltage: DMAX = VOUT − VIN(MIN) VOUT Discontinuous conduction mode (DCM) provides higher conversion ratios at a given frequency at the cost of reduced efficiencies, higher switching currents, and lower available output power. Boost Converter: Maximum Output Current Capability and Inductor Selection For the boost topology, the maximum average inductor current is: I L(MAX)(AVG) = IO(MAX) • 1 1 • 1 − DMAX η where η (< 1.0) is the converter efficiency. Due to the current limit of its internal power switch, the LT8364 should be used in a boost converter whose maximum output current (IO(MAX)) is: I O(MAX) ≤ VIN(MIN) VOUT • ( 4A − 0.5 • ΔISW ) • η Minimum possible inductor value and switching frequency should also be considered since they will increase inductor ripple current ∆ISW. The inductor ripple current ∆ISW has a direct effect on the choice of the inductor value and the converter’s maximum output current capability. Choosing smaller values of ∆ISW increases output current capability, but requires large inductances and reduces the current loop gain (the converter will approach voltage mode). Accepting larger values of ∆ISW provides fast transient response and allows the use of low inductances, but results in higher input current ripple and greater core losses, and reduces output current capability. It is recommended to choose a ∆ISW of approximately 1.5A. Given an operating input voltage range, and having chosen the operating frequency and ripple current in the inductor, the inductor value of the boost converter can be determined using the following equation: L = VIN(MIN) ΔISW • fOSC • DMAX The peak inductor current is the switch current limit (maximum 6.2A), and the RMS inductor current is approximately equal to IL(MAX)(AVG). Choose an inductor that can handle at least 6.2A without saturating, and ensure that the inductor has a low DCR (copperwire resistance) to minimize I2R power losses. Note that in some applications, the current handling requirements of the inductor can be lower, such as in the SEPIC topology where each inductor only carries one-half of the total switch current. For better efficiency, use similar valued inductors with a larger volume. Many different sizes and shapes are available from various manufacturers (see Table 2). Choose a core material that has low losses at the programmed switching frequency, such as a ferrite core. The final value chosen for the inductor should not allow peak inductor currents to exceed 4A in steady state at maximum load. Due to tolerances, be sure to account for minimum possible inductance value, switching frequency and converter efficiency. For inductor current operation in CCM and duty cycles above 50%, the LT8364's internal slope compensation prevents sub-harmonic oscillations provided the inductor value exceeds a minimum value given by: L> (–28 •D 2 (2 •D – 1) +42 •D– 10) • ( fOSC ) (1–D) VIN • 8364f 14 For more information www.linear.com/LT8364 LT8364 APPLICATIONS INFORMATION Lower L values are allowed if the inductor current operates in DCM or duty cycle operation is below 50%. tON ΔVCOUT VOUT (AC) Table 2. Inductor Manufacturers Sumida (847) 956-0666 www.sumida.com TDK (847) 803-6100 www.tdk.com Murata (714) 852-2001 www.murata.com Coilcraft (847) 639-6400 www.coilcraft.com Wurth (605) 886-4385 www.we-online.com BOOST CONVERTER: INPUT CAPACITOR SELECTION Bypass the input of the LT8364 circuit with a ceramic capacitor of X7R or X5R type placed as close as possible to the VIN and GND pins. Y5V types have poor performance over temperature and applied voltage, and should not be used. A 4.7µF to 10µF ceramic capacitor is adequate to bypass the LT8364 and will easily handle the ripple current. If the input power source has high impedance, or there is significant inductance due to long wires or cables, additional bulk capacitance may be necessary. This can be provided with a low performance electrolytic capacitor. A precaution regarding the ceramic input capacitor concerns the maximum input voltage rating of the LT8364. A ceramic input capacitor combined with trace or cable inductance forms a high quality (under damped) tank circuit. If the LT8364 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the LT8364’s voltage rating. This situation is easily avoided (see Application Note 88). BOOST CONVERTER: OUTPUT CAPACITOR SELECTION Low ESR (equivalent series resistance) capacitors should be used at the output to minimize the output ripple voltage. Multilayer ceramic capacitors are an excellent choice, as they are small and have extremely low ESR. Use X5R or X7R types. This choice will provide low output ripple and good transient response. A 4.7µF to 47µF output capacitor is sufficient for most applications, but systems with very low output currents may need only a 1µF or 2.2µF output capacitor. Solid tantalum or OS-CON capacitor can be used, but they will occupy more board area than a ceramic and will have a higher ESR. Always use a capacitor with a sufficient voltage rating. tOFF RINGING DUE TO TOTAL INDUCTANCE (BOARD + CAP) ΔVESR 8364 F04 Figure 4. The Output Ripple Waveform of a Boost Converter Contributions of ESR (equivalent series resistance), ESL (equivalent series inductance) and the bulk capacitance must be considered when choosing the correct output capacitors for a given output ripple voltage. The effect of these three parameters (ESR, ESL and bulk C) on the output voltage ripple waveform for a typical boost converter is illustrated in Figure 4. The choice of component(s) begins with the maximum acceptable ripple voltage (expressed as a percentage of the output voltage), and how this ripple should be divided between the ESR step ∆VESR and the charging/discharging ∆VCOUT. For the purpose of simplicity, we will choose 2% for the maximum output ripple, to be divided equally between ∆VESR and ∆VCOUT. This percentage ripple will change, depending on the requirements of the application, and the following equations can easily be modified. For a 1% contribution to the total ripple voltage, the ESR of the output capacitor can be determined using the following equation: ESRCOUT ≤ 0.01 • VOUT ID(PEAK) For the bulk C component, which also contributes 1% to the total ripple: COUT ≥ IO(MAX) 0.01 • VOUT • fOSC The output capacitor in a boost regulator experiences high RMS ripple currents, as shown in Figure 4. The RMS ripple current rating of the output capacitor can be determined using the following equation: IRMS(COUT) ≥ IO(MAX) • DMAX 1 − DMAX 8364f For more information www.linear.com/LT8364 15 LT8364 APPLICATIONS INFORMATION Multiple capacitors are often paralleled to meet ESR requirements. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering and has the required RMS current rating. Additional ceramic capacitors in parallel are commonly used to reduce the effect of parasitic inductance in the output capacitor, which reduces high frequency switching noise on the converter output. CERAMIC CAPACITORS Ceramic capacitors are small, robust and have very low ESR. However, ceramic capacitors can cause problems when used with the LT8364 due to their piezoelectric nature. When in Burst Mode operation, the LT8364’s switching frequency depends on the load current, and at very light loads the LT8364 can excite the ceramic capacitor at audio frequencies, generating audible noise. Since the LT8364 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear. If this is unacceptable, use a high performance tantalum or electrolytic capacitor at the output. Low noise ceramic capacitors are also available. VIN Table 3. Ceramic Capacitor Manufacturers Taiyo Yuden (408) 573-4150 www.t-yuden.com AVX (803) 448-9411 www.avxcorp.com Murata (714) 852-2001 www.murata.com BOOST CONVERTER: DIODE SELECTION A Schottky diode is recommended for use with the LT8364. Low leakage Schottky diodes are necessary when low quiescent current is desired at low loads. The diode leakage appears as an equivalent load at the output and should be minimized. Choose Schottky diodes with sufficient reverse voltage ratings for the target applications. Table 4. Recommended Schottky Diodes AVERAGE FORWARD REVERSE REVERSE CURRENT VOLTAGE CURRENT (A) (V) (µA) MANUFACTURER PART NUMBER DFLS260 2 60 20 Diodes, Inc. PMEG3030BEP 3 20 55 NXP PMEG6030EP 3 60 80 NXP VOUT PGND SW VOUT VIN PGND ° 1 EN SW SW1 16 PGND ° SW2 14 SW 3 VIN 5 INTVCC GND 8 VC 3 VIN SYNC 10 SS 9 GND 6 VC RT 10 FBX 9 SW1 11 5 BIAS SS 11 7 BIAS SW2 12 2 EN 4 INTVCC SYNC 12 6 NC 1 NC VOUT RT 8 FBX 7 VOUT ° ° 8364 F05 (a) MSOP (b) DFN Figure 5. Suggested Boost Converter Layout 8364f 16 For more information www.linear.com/LT8364 LT8364 APPLICATIONS INFORMATION BOOST CONVERTER: LAYOUT HINTS The high speed operation of the LT8364 demands careful attention to board layout. Careless layout will result in performance degradation. Figure 5 shows the recommended component placement for a boost converter. Note the vias under the exposed pad. These should connect to a local ground plane for better thermal performance. SEPIC CONVERTER APPLICATIONS The LT8364 can be configured as a SEPIC (single-ended primary inductance converter), as shown in Figure 6. This topology allows for the input to be higher, equal, or lower than the desired output voltage. The conversion ratio as a function of duty cycle is: CDC L1 D1 VIN VOUT CIN L2 VIN DMAX = VOUT + VD VIN(MIN) + VOUT + VD Conversely, the minimum duty cycle (DMIN) occurs when the converter operates at the maximum input voltage: DMIN = VOUT + VD VIN(MAX) + VOUT + VD Be sure to check that DMAX and DMIN obey: DMAX < 1 – Minimum Off-Time(MAX) • fOSC(MAX) and DMIN > Minimum On-Time(MAX) • fOSC(MAX) where Minimum Off-Time, Minimum On-Time and fOSC are specified in the Electrical Characteristics table. in continuous conduction mode (CCM). COUT SEPIC Converter: The Maximum Output Current Capability and Inductor Selection As shown in Figure 6, the SEPIC converter contains two inductors: L1 and L2. L1 and L2 can be independent, but can also be wound on the same core, since identical voltages are applied to L1 and L2 throughout the switching cycle. SW LT8364 EN/UVLO INTVCC VOUT + VD D = VIN 1− D The maximum duty cycle (DMAX) occurs when the converter operates at the minimum input voltage: FBX GND 8364 F06 For the SEPIC topology, the current through L1 is the converter input current. Based on the fact that, ideally, the output power is equal to the input power, the maximum average inductor currents of L1 and L2 are: Figure 6. LT8364 Configured in a SEPIC Topology In a SEPIC converter, no DC path exists between the input and output. This is an advantage over the boost converter for applications requiring the output to be disconnected from the input source when the circuit is in shutdown. SEPIC Converter: Switch Duty Cycle and Frequency For a SEPIC converter operating in CCM, the duty cycle of the main switch can be calculated based on the output voltage (VOUT), the input voltage (VIN) and the diode forward voltage (VD). IL1(MAX)(AVG) = IIN(MAX)(AVG) = IO(MAX) • DMAX 1 − DMAX IL2(MAX)(AVG) = IO(MAX) In a SEPIC converter, the switch current is equal to IL1 + IL2 when the power switch is on, therefore, the maximum average switch current is defined as: ISW(MAX)(AVG) = IL1(MAX)(AVG) + IL2(MAX)(AVG) = IO(MAX) • 1 1 − DMAX 8364f For more information www.linear.com/LT8364 17 LT8364 APPLICATIONS INFORMATION and the peak switch current is: ⎛ χ ⎞ 1 ISW(PEAK) = ⎜1 + ⎟ • IO(MAX) • ⎝ 2 ⎠ 1 − DMAX The constant c in the preceding equations represents the percentage peak-to-peak ripple current in the switch, relative to ISW(MAX)(AVG), as shown in Figure 7. Then, the switch ripple current ∆ISW can be calculated by: ∆ISW = χ • ISW(MAX)(AVG) The inductor ripple currents ∆IL1 and ∆IL2 are identical: ∆IL1 = ∆IL2 = 0.5 • ∆ISW L1 = L2 = 0.5 • ΔISW • fOSC • DMAX By making L1 = L2, and winding them on the same core, the value of inductance in the preceding equation is replaced by 2L, due to mutual inductance: ISW =  • ISW(MAX)(AVG) VIN(MIN) For most SEPIC applications, the equal inductor values will fall in the range of 2.2µH to 100µH. L= ISW VIN(MIN) ΔISW • fOSC • DMAX This maintains the same ripple current and energy storage in the inductors. The peak inductor currents are: ISW(MAX)(AVG) t DTS TS 8364 F07 Figure 7. The Switch Current Waveform of the SEPIC Converter The inductor ripple current has a direct effect on the choice of the inductor value. Choosing smaller values of ∆IL requires large inductances and reduces the current loop gain (the converter will approach voltage mode). Accepting larger values of ∆IL allows the use of low inductances, but results in higher input current ripple and greater core losses. It is recommended that c falls in the range of 0.5 to 0.8. Due to the current limit of its internal power switch, the LT8364 should be used in a SEPIC converter whose maximum output current (IO(MAX)) is: Given an operating input voltage range, and having chosen ripple current in the inductor, the inductor value (L1 and L2 are independent) of the SEPIC converter can be determined using the following equation: IO(MAX) < (1 – DMAX ) • (4A – 0.5 • ∆ISW ) • η where η (< 1.0) is the converter efficiency. Minimum possible inductor value and switching frequency should also be considered since they will increase inductor ripple current ∆ISW. IL1(PEAK) = IL1(MAX) + 0.5 • ∆IL1 IL2(PEAK) = IL2(MAX) + 0.5 • ∆IL2 The maximum RMS inductor currents are approximately equal to the maximum average inductor currents. Based on the preceding equations, the user should choose the inductors having sufficient saturation and RMS current ratings. Similar to Boost converters, the SEPIC converter also needs slope compensation to prevent subharmonic oscillations while operating in CCM. The equation presented in the Boost converter section defines the minimum inductance value to avoid sub-harmonic oscillations when coupled inductors are used. For uncoupled inductors, the minimum inductance requirement is doubled. SEPIC Converter: Output Diode Selection To maximize efficiency, a fast switching diode with a low forward drop and low reverse leakage is desirable. The average forward current in normal operation is equal to the output current. 8364f 18 For more information www.linear.com/LT8364 LT8364 APPLICATIONS INFORMATION It is recommended that the peak repetitive reverse voltage rating VRRM is higher than VOUT + VIN(MAX) by a safety margin (a 10V safety margin is usually sufficient). CDC L1 VIN + + L2 – – CIN The power dissipated by the diode is: COUT SW LT8364 PD = IO(MAX) • VD + GND where VD is diode’s forward voltage drop, and the diode junction temperature is: TJ = TA + PD • Rθ JA D1 VOUT + 8364 F10 Figure 8. A Simplified Inverting Converter The RθJA used in this equation normally includes the RθJC for the device, plus the thermal resistance from the board, to the ambient temperature in the enclosure. TJ must not exceed the diode maximum junction temperature rating. Inverting Converter: Switch Duty Cycle and Frequency SEPIC Converter: Output and Input Capacitor Selection The maximum duty cycle (DMAX) occurs when the converter has the minimum input voltage: The selections of the output and input capacitors of the SEPIC converter are similar to those of the boost converter. For an inverting converter operating in CCM, the duty cycle of the main switch can be calculated based on the negative output voltage (VOUT) and the input voltage (VIN). DMAX = VOUT VOUT − VD − VD − VIN(MIN) SEPIC Converter: Selecting the DC Coupling Capacitor The DC voltage rating of the DC coupling capacitor (CDC, as shown in Figure 6) should be larger than the maximum input voltage: Conversely, the minimum duty cycle (DMIN) occurs when the converter operates at the maximum input voltage : VCDC > VIN(MAX) CDC has nearly a rectangular current waveform. During the switch off-time, the current through CDC is IIN, while approximately –IO flows during the on-time. The RMS rating of the coupling capacitor is determined by the following equation: IRMS(CDC) > IO(MAX) • VOUT + VD VIN(MIN) DMIN = Be sure to check that DMAX and DMIN obey : DMAX < 1 – Minimum Off-Time(MAX) • fOSC(MAX) and D A low ESR and ESL, X5R or X7R ceramic capacitor works well for CDC. INVERTING CONVERTER APPLICATIONS The LT8364 can be configured as a dual-inductor inverting topology, as shown in Figure 8. The VOUT to VIN ratio is: VOUT VOUT − VD − VD − VIN(MAX) > Minimum On-Time •f (MAX) OSC(MAX) MIN where Minimum Off-Time, Minimum On-Time and fOSC are specified in the Electrical Characteristics table. Inverting Converter: Inductor, Output Diode and Input Capacitor Selections The selections of the inductor, output diode and input capacitor of an inverting converter are similar to those of the SEPIC converter. Please refer to the corresponding SEPIC converter sections. VOUT − VD D = − VIN 1− D in continuous conduction mode (CCM). 8364f For more information www.linear.com/LT8364 19 LT8364 APPLICATIONS INFORMATION Inverting Converter: Output Capacitor Selection The inverting converter requires much smaller output capacitors than those of the boost, flyback and SEPIC converters for similar output ripples. This is due to the fact that, in the inverting converter, the inductor L2 is in series with the output, and the ripple current flowing through the output capacitors are continuous. The output ripple voltage is produced by the ripple current of L2 flowing through the ESR and bulk capacitance of the output capacitor: ΔVOUT(P–P) = ΔIL2 ⎛ ⎞ 1 • ⎜ESRCOUT + ⎟ 8 • fOSC • COUT ⎠ ⎝ After specifying the maximum output ripple, the user can select the output capacitors according to the preceding equation. The ESR can be minimized by using high quality X5R or X7R dielectric ceramic capacitors. In many applications, ceramic capacitors are sufficient to limit the output voltage ripple. The RMS ripple current rating of the output capacitor needs to be greater than: IRMS(COUT) > 0.3 • ∆IL2 Inverting Converter: Selecting the DC Coupling Capacitor The DC voltage rating of the DC coupling capacitor (CDC, as shown in Figure 8) should be larger than the maximum input voltage minus the output voltage (negative voltage): VCDC > VIN(MAX) + VOUT CDC has nearly a rectangular current waveform. During the switch off-time, the current through CDC is IIN, while approximately –IO flows during the on-time. The RMS rating of the coupling capacitor is determined by the following equation: IRMS(CDC) > IO(MAX) • DMAX 1 − DMAX A low ESR and ESL, X5R or X7R ceramic capacitor works well for CDC. 8364f 20 For more information www.linear.com/LT8364 LT8364 TYPICAL APPLICATIONS 2MHz, 8V to 38V Input, 48V Boost Converter L1 3.3µH VIN 8V TO 38V VIN R1 1M SW FBX EN/UVLO LT8364 SYNC/MODE RT SS GND R3 20k Efficiency 100 BIAS 95 INTVCC 90 VC C2 1µF R4 36.5k C5 10nF R2 34.8k EFFICIENCY (%) C1 4.7µF VOUT 48V 300mA AT VIN = 8V C3 640mA AT VIN = 12V 4.7µF 1A AT VIN = 24V x2 D1 C4 2.2nF 85 80 75 70 65 60 8364 TA02 D1: NXP PMEG6030EP L1: WURTH ELEKTRONIK LHMI 7050 74437349033 C3: MURATA GRM32ER71H475k VIN = 12V VIN = 24V 55 50 0.001 0.01 0.1 LOAD CURRENT (A) 1 8364 TA02a 2MHz, 2.8V to 9V Input, 12V Boost Converter L1 1µH VIN 2.8V TO 9V VIN LT8364 SYNC/MODE R3 20k C3 22µF FBX EN/UVLO RT R1 1M SW VOUT 12V 600mA AT V IN = 2.8V 1.1A AT VIN = 5V 1.8A AT VIN = 9V Efficiency BIAS 100 INTVCC SS GND C5 10nF D1: NXP PMEG3030BEP L1: WURTH ELEKTRONIK LHMI 7050 74437349010 C3: MURATA GRM31CR71E106KA12L 95 VC R4 36.5k R2 154k C2 1µF C4 2.2nF 8364 TA03 90 EFFICIENCY (%) C1 4.7µF D1 85 80 75 70 65 60 VIN = 5V VIN = 9V 55 50 0 0.4 0.8 1.2 LOAD CURRENT (A) 1.6 2 8364 TA03a 8364f For more information www.linear.com/LT8364 21 LT8364 TYPICAL APPLICATIONS 2MHz, 4V to 19V Input, 24V Boost Converter L1 2.2µH VIN 4V TO 19V VIN R1 1M SW EN/UVLO LT8364 SYNC/MODE RT C3 10µF VOUT 24V 600mA AT VIN = 5V 1.4A AT VIN = 12V Efficiency FBX 100 BIAS 95 90 INTVCC SS GND VC C5 10nF R3 20k R2 71.5k C2 1µF R4 22.1k EFFICIENCY (%) C1 4.7µF D1 C4 2.2nF 80 75 70 65 60 8364 TA04 D1: NXP PMEG3030BEP L1: WURTH ELEKTRONIK LHMI 7050 74437349022 C3: MURATA GRM32ER71H475k 85 VIN = 5V VIN = 12V 55 50 0 0.2 0.4 0.6 0.8 1 1.2 LOAD CURRENT (A) 1.4 1.6 8364 TA04a 2MHz, 2.8V to 6V Input, 48V Boost Converter in DCM L1 0.22µH C1 4.7µF VIN LT8364 SYNC/MODE R3 20k C3 1µF Efficiency FBX EN/UVLO RT R1 1M SW VOUT 48V 40mA AT VIN = 2.8V 80mA AT VIN = 5V 90mA AT VIN = 6V 100 BIAS 90 INTVCC SS GND C5 10nF D1: NXP PMEG3030BEP L1: WURTH ELEKTRONIK LHMI 7050 744373460022 C3: MURATA GRM32CR72A105KA35L 80 VC R4 54.9k R2 34.8k C2 1µF C4 1nF 8364 TA05 EFFICIENCY (%) VIN 2.8V TO 6V D1 70 60 50 40 30 20 VIN = 2.8V VIN = 5V VIN = 6V 10 0 0 10 20 30 40 50 60 70 80 90 100 LOAD CURRENT (mA) 8364 TA05a 8364f 22 For more information www.linear.com/LT8364 LT8364 TYPICAL APPLICATIONS 2MHz, 2.8V to 28V Input, 5V SEPIC Converter L1 1.5µH C6 1µF D1 VIN 2.8V TO 28V VIN L2 1.5µH SW EN/UVLO RT R1 1M Efficiency 100 FBX LT8364 SYNC/MODE C3 22µF x2 BIAS 95 VOUT 90 INTVCC SS GND VC R4 22.1k C5 10nF R3 20k R2 464k C2 1µF EFFICIENCY (%) C1 4.7µF VOUT 5V 1.7A AT VIN = 5V 2.1A AT VIN = 12V 2.4A AT VIN = 24V C4 3.3nF 85 80 75 70 65 60 8364 TA06 VIN = 5V VIN = 12V VIN = 24V 55 D1: NXP PMEG6030ELP L1, L2: WURTH ELEKTRONIK 744973001 C3: MURATA GRM32ER71E226KE15L C6: MURATA GRM31CR72A105K 50 0 0.5 1 1.5 LOAD CURRENT (A) 2 2.5 8364 TA06a 2MHz, 2.8V to 42V Input, 12V SEPIC Converter C6 1µF VIN 2.8V TO 42V C1 4.7µF VIN EN/UVLO LT8364 SYNC/MODE RT R3 20k L2 2.4µH SW SS GND C5 10nF VOUT 12V 900mA AT VIN = 5V 1.4A AT VIN = 12V 1.8A AT VIN = 24V D1 C3 22µF R1 1M Efficiency FBX BIAS INTVCC 100 95 VOUT 90 R2 154k VC R4 15k C2 1µF C4 3.3nF 8364 TA07 D1: NXP PMEG6030ELP L1, L2: WURTH ELEKTRONIK 744874002 C3: MURATA GRM32ER71E226KE15L C6: MURATA GRM31CR72A105K EFFICIENCY (%) L1 2.4µH 85 80 75 70 65 60 VIN = 5V VIN = 12V VIN = 24V 55 50 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2.0 LOAD CURRENT (A) 8364 TA07a 8364f For more information www.linear.com/LT8364 23 LT8364 TYPICAL APPLICATIONS 2MHz, 4.5V to 30V Input, 24V SEPIC Converter L1 3.3µH VIN 4.5V TO 30V C1 4.7µF VIN C6 1µF L2 3.3µH SW VOUT 24V 500mA AT VIN = 5V 1A AT VIN = 12V 1.35A AT VIN = 24V D1 C3 22µF R1 1M Efficiency EN/UVLO RT SS GND 90 VC R4 22.1k C5 10nF R3 20k 95 VOUT R2 71.5k C2 1µF C4 4.7nF EFFICIENCY (%) BIAS INTVCC SYNC/MODE 100 FBX LT8364 8364 TA08 D1: NXP PMEG6030ELP L1, L2: WURTH ELEKTRONIK 744873003 C3: MURATA GRM32ER71E226KE15L C6: MURATA GRM31CR72A105K 85 80 75 70 65 60 VIN = 5V VIN = 12V VIN = 24V 55 50 0 0.2 0.4 0.6 0.8 1 1.2 LOAD CURRENT (A) 1.4 1.6 8364 TA08a 2MHz, 2.8V to 28V Input, –5V Inverting Converter L1 1.5µH C6 1µF L2 1.5µH VOUT –5V 1.5A AT VIN = 5V 2.1A AT VIN = 12V 2.4A AT VIN = 24V VIN 2.8V TO 28V D1 VIN SW LT8364 SYNC/MODE R3 20k R1 1M Efficiency 100 EN/UVLO RT C3 22µF x2 SS GND C5 10nF FBX 95 BIAS INTVCC 90 VC R4 36.5k R2 191k C2 1µF C4 2.2nF 8364 TA09 EFFICIENCY (%) C1 4.7µF 85 80 75 70 65 60 VIN = 5V VIN = 12V VIN = 24V 55 D1: NXP PMEG6030EP L1, L2: WURTH ELEKTRONIK 744973001 C3: MURATA GRM32ER71E226KE15L C6: MURATA GRM31CR72A105K 50 0 0.5 1 1.5 LOAD CURRENT (A) 2 2.5 8364 TA09a 8364f 24 For more information www.linear.com/LT8364 LT8364 TYPICAL APPLICATIONS 2MHz, 2.8V to 42V Input, –12V Inverting Converter L1 2.4µH VIN 2.8V TO 42V C1 4.7µF L2 2.4µH C6 1µF D1 VIN SW C3 22µF VOUT –12V 900mA AT VIN = 5V 1.5A AT VIN = 12V 1.8A AT VIN = 24V R1 1M EN/UVLO LT8364 SS GND R4 36.5k 95 R2 71.5k VC C5 10nF R3 20k 100 C2 1µF 90 EFFICIENCY (%) SYNC/MODE RT Efficiency FBX BIAS INTVCC C4 2.2nF 8364 TA10 D1: NXP PMEG6030EP L1, L2: WURTH ELEKTRONIK 744874002 C3: MURATA GRM32ER71E226KE15L C6: MURATA GRM31CR72A105K 85 80 75 70 65 60 VIN = 5V VIN = 12V VIN = 24V 55 50 0 0.4 0.8 1.2 LOAD CURRENT (A) 1.6 2 8364 TA10a 2MHz, 4.5V to 30V Input, –24V Inverting Converter L1 3.3µH VIN 4.5V TO 30V C1 4.7µF C6 1µF L2 3.3µH D1 VIN SW C3 22µF R1 1M VOUT –24V 500mA AT VIN = 5V 1A AT VIN = 12V 1.35A AT VIN = 24V Efficiency EN/UVLO LT8364 FBX 100 BIAS SYNC/MODE INTVCC R3 20k SS GND C5 10nF 95 VC R4 57.6k R2 34.8k C2 1µF C4 2.2nF 8364 TA11 D1: NXP PMEG6030ELP L1, L2: WURTH ELEKTRONIK 744873003 C3: MURATA GRM32ER71E226KE15L C6: MURATA GRM31CR72A105K 90 EFFICIENCY (%) RT 85 80 75 70 65 VIN = 5V VIN = 12V VIN = 24V 60 55 50 0 0.4 0.8 1.2 LOAD CURRENT (A) 1.6 2 8364 TA11a 8364f For more information www.linear.com/LT8364 25 LT8364 TYPICAL APPLICATIONS Low IQ, Low EMI, 2MHz, 24V Output Boost Converter with SSFM INPUT EMI FILTER L2 0.47µH VIN 5V TO 20V C8 4.7µF 25V 1206 C6 33µF 50V L1 2.2µH + C1 10µF 25V 1206 VIN FBX LT8364 C3 0.1µF 50V 0402 C7 0.1µF 50V 0402 INTVCC SS GND VC R4 22.1k C4 2.2nF C5 0.22µF R3 20k C9 10µF 50V 1210 VOUT 24V 600mA AT VIN = 5V 1.4A AT VIN = 12V BIAS SYNC/MODE R5 100k C10 0.1µF x2 50V 0402 R1 1M SW EN/UVLO RT OUTPUT EMI FILTER FB1 D1 R2 71.5k C2 1µF D1: DIODES INC. DFLS260 L1: WURTH ELEKTRONIK LHMI 74437324022 L2: WURTH ELEKTRONIK 74479299147 FB1: WURTH ELEKTRONIK 742792040 C6: 50CE33PCS 8364 TA12 Conducted EMI Performance (CISPR25 Class 5 Peak) Conducted EMI Performance (CISPR25 Class 5 Average) 80 80 CLASS 5 PEAK LIMIT LT8364 2MHz fSW PEAK EMI 70 60 50 AMPLITUDE (dBµV) AMPLITUDE (dBµV) 60 40 30 20 10 50 40 30 20 10 0 0 –10 –10 –20 0 3 6 9 12 15 18 FREQUENCY (MHz) 21 24 CLASS 5 AVERAGE LIMIT LT8364 2MHz fSW AVERAGE EMI 70 27 –20 30 0 3 6 9 12 15 18 FREQUENCY (MHz) 21 24 27 8364 TA12a 12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz 12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz Radiated EMI Performance (CISPR25 Class 5 Average) 60 60 50 50 40 40 AMPLITUDE (dBµV/m) AMPLITUDE (dBµV/m) Radiated EMI Performance (CISPR25 Class 5 Peak) 30 20 10 0 CLASS 5 PEAK LIMIT LT8364 2MHz fSW PEAK EMI –10 –20 0 100 200 300 400 500 600 FREQUENCY (MHz) 700 800 30 20 10 0 CLASS 5 AVERAGE LIMIT LT8364 2MHz fSW AVERAGE EMI –10 900 1000 –20 0 100 200 300 400 500 600 FREQUENCY (MHz) 8364 TA12c 12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz 30 8364 TA12b 700 800 900 1000 8364 TA12d 12V INPUT TO 24V OUTPUT AT 1A, fSW = 2MHz 8364f 26 For more information www.linear.com/LT8364 LT8364 TYPICAL APPLICATIONS Low IQ, Low EMI, 400kHz, 24V Boost Converter with SSFM VIN 5V TO 20V INPUT EMI FILTER L2 2.2µH C8 4.7µF x4 25V 1206 + C6 82µF 35V L1 10µH C1 10µF 25V 1206 VIN SW FBX LT8364 R5 100k C7 0.1µF 50V 0402 R2 71.5k INTVCC GND VC R4 22.1k C5 0.22µF R3 121k C3 1µF 50V 0402 VOUT 24V 600mA AT VIN = 5V 1.4A AT VIN = 12V BIAS SYNC/MODE SS C9 10µF 50V 1210 C10 0.1µF x2 50V 0402 R1 1M EN/UVLO RT OUTPUT EMI FILTER FB1 D1 C2 1µF D1: DIODES INC. DFLS260 L1: WURTH ELEKTRONIK LHMI 74437334100 L2: WURTH ELEKTRONIK 74437324022 FB1: WURTH ELEKTRONIK 742792040 C6: PANASONIC 35SVPF82M C4 2.2nF 8364 TA13 Conducted EMI Performance (CISPR25 Class 5 Peak) Conducted EMI Performance (CISPR25 Class 5 Average) 80 80 CLASS 5 PEAK LIMIT LT8364 400kHz fSW PEAK EMI 70 60 50 40 30 20 10 50 40 30 20 10 0 0 –10 –10 –20 0 3 6 9 12 15 18 FREQUENCY (MHz) 21 24 CLASS 5 AVERAGE LIMIT LT8364 400kHz fSW AVERAGE EMI 70 AMPLITUDE (dBµV) AMPLITUDE (dBµV) 60 27 –20 30 0 3 6 9 12 15 18 FREQUENCY (MHz) 21 24 27 8364 TA13a 12V INPUT TO 24V OUTPUT AT 1A, fSW = 400kHz 12V INPUT TO 24V OUTPUT AT 1A, fSW = 400kHz Radiated EMI Performance (CISPR25 Class 5 Average) 60 60 50 50 40 40 AMPLITUDE (dBµV/m) AMPLITUDE (dBµV/m) Radiated EMI Performance (CISPR25 Class 5 Peak) 30 20 10 0 CLASS 5 PEAK LIMIT LT8364 400kHz fSW PEAK EMI –10 –20 0 100 200 300 400 500 600 FREQUENCY (MHz) 30 8364 TA13b 700 800 30 20 10 0 CLASS 5 AVERAGE LIMIT LT8364 400kHz fSW AVERAGE EMI –10 900 1000 –20 0 100 200 300 400 500 600 FREQUENCY (MHz) 8364 TA13c 12V INPUT TO 24V OUTPUT AT 600mA, fSW = 400kHz 700 800 900 1000 8364 TA13d 12V INPUT TO 24V OUTPUT AT 1A, fSW = 400kHz 8364f For more information www.linear.com/LT8364 27 LT8364 PACKAGE DESCRIPTION Please refer to http://www.linear.com/product/LT8364#packaging for the most recent package drawings. DE/UE Package 12-Lead Plastic DFN (4mm × 3mm) (Reference LTC DWG # 05-08-1695 Rev D) 0.70 ±0.05 3.30 ±0.05 3.60 ±0.05 2.20 ±0.05 1.70 ±0.05 PACKAGE OUTLINE 0.25 ±0.05 0.50 BSC 2.50 REF RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED 4.00 ±0.10 (2 SIDES) 7 R = 0.115 TYP 0.40 ±0.10 12 R = 0.05 TYP PIN 1 TOP MARK (NOTE 6) 0.200 REF 3.30 ±0.10 3.00 ±0.10 (2 SIDES) 1.70 ±0.10 0.75 ±0.05 6 0.25 ±0.05 1 PIN 1 NOTCH R = 0.20 OR 0.35 × 45° CHAMFER (UE12/DE12) DFN 0806 REV D 0.50 BSC 2.50 REF 0.00 – 0.05 BOTTOM VIEW—EXPOSED PAD NOTE: 1. DRAWING PROPOSED TO BE A VARIATION OF VERSION (WGED) IN JEDEC PACKAGE OUTLINE M0-229 2. DRAWING NOT TO SCALE 3. ALL DIMENSIONS ARE IN MILLIMETERS 4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE 5. EXPOSED PAD SHALL BE SOLDER PLATED 6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE 8364f 28 For more information www.linear.com/LT8364 LT8364 PACKAGE DESCRIPTION Please refer to http://www.linear.com/product/LT8364#packaging for the most recent package drawings. MSE Package Variation: MSE16 (12) 16-Lead Plastic MSOP with 4 Pins Removed Exposed Die Pad (Reference LTC DWG # 05-08-1871 Rev D) BOTTOM VIEW OF EXPOSED PAD OPTION 2.845 ±0.102 (.112 ±.004) 5.10 (.201) MIN 2.845 ±0.102 (.112 ±.004) 0.889 ±0.127 (.035 ±.005) 8 1 1.651 ±0.102 (.065 ±.004) 1.651 ±0.102 3.20 – 3.45 (.065 ±.004) (.126 – .136) 16 0.305 ±0.038 (.0120 ±.0015) TYP 0.50 (.0197) 1.0 BSC (.039) BSC RECOMMENDED SOLDER PAD LAYOUT 0.254 (.010) 0.35 REF 4.039 ±0.102 (.159 ±.004) (NOTE 3) 0.12 REF DETAIL “B” CORNER TAIL IS PART OF DETAIL “B” THE LEADFRAME FEATURE. FOR REFERENCE ONLY 9 NO MEASUREMENT PURPOSE 0.280 ±0.076 (.011 ±.003) REF 16 14 121110 9 DETAIL “A” 0° – 6° TYP 3.00 ±0.102 (.118 ±.004) (NOTE 4) 4.90 ±0.152 (.193 ±.006) GAUGE PLANE 0.53 ±0.152 (.021 ±.006) DETAIL “A” 1.10 (.043) MAX 0.18 (.007) SEATING PLANE 0.17 – 0.27 (.007 – .011) TYP 1 3 567 8 1.0 (.039) BSC 0.50 NOTE: (.0197) 1. DIMENSIONS IN MILLIMETER/(INCH) BSC 2. DRAWING NOT TO SCALE 3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS. INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE 5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX 6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE. 0.86 (.034) REF 0.1016 ±0.0508 (.004 ±.002) MSOP (MSE16(12)) 0213 REV D 8364f Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. For more information www.linear.com/LT8364 29 LT8364 TYPICAL APPLICATION 2MHz, Low-IQ Automotive Pre-Boost Application VIN 3.5V TO 20V DC 14V TO –40V TR L1 0.82µH D2 VOUT C1 4.7µF VIN D1 LT8364 SYNC/MODE R3 20k C3 22µF x2 FBX EN/UVLO RT R1 1MEG SW BIAS R2 250k INTVCC SS VOUT 8V (WHILE BOOSTING) 750mA AT VIN = 2.8V GND C5 10nF VC R4 54.9k C4 2.2nF C2 1µF D1: NXP PMEG3020BEP D2: NXP PMEG3050BEP L1: WURTH ELEKTRONIK LHMI 7050 74437334068 C3: TAIYO YUDEN TMK325B7226MMHP 8364 TA14 Line Transient Response (Pass-Through to Boosting) Negative Input Transient VIN = 4.5V VOUT 2V/DIV VOUT = 8V, IOUT = 750 mA VIN 20V/DIV VIN = 0V BOOSTING VIN 2V/DIV VIN = 14V VIN = – 40V PASS–THROUGH VOUT 10V/DIV VIN = 14V to 3V (20V/ms) 100µs/DIV IOUT = 750 mA 8364 TA14a 8364 TA14b 50ms/DIV RELATED PARTS PART NUMBER DESCRIPTION COMMENTS LT8300 100VIN Micropower Isolated Flyback Converter with 150V/260mA Switch VIN = 6V to 100V, Low IQ Monolithic No-Opto Flyback, 5-Lead TSOT‑23 LT8330 60V, 1A, Low IQ Boost/SEPIC/Inverting 2MHz Converter VIN = 3V to 40V, VOUT(MAX) = 60V, IQ = 6µA (Burst Mode Operation), 6-Lead TSOT-23, 3mm × 2mm DFN packages LT8331 Low IQ Boost/SEPIC/Flyback/Inverting Converter with 140V/0.5A Switch VIN = 4.5V to 100V, VOUT(MAX)=140V, IQ = 6µA (Burst Mode Operation), MSOP-16(12)E LT8335 28V, 2A, Low IQ Boost/SEPIC/Inverting 2MHz Converter VIN = 3V to 25V, VOUT(MAX) = 25V, IQ = 6µA (Burst Mode Operation), 3mm × 2mm DFN package LT8362 60V, 2A, Low IQ Boost/SEPIC/Inverting Converter VIN = 2.8V to 60V, VOUT(MAX) = 60V, IQ = 9µA (Burst Mode Operation), MSOP-16(12)E, 3mm × 3mm DFN-8 packages LT8494 70V, 2A Boost/SEPIC 1.5MHz High Efficiency Step-Up DC/DC Converter VIN = 1V to 60V (2.5V to 32V Start-Up), VOUT(MAX) = 70V, IQ = 3µA (Burst Mode Operation), ISD =
LT8364EDE#PBF 价格&库存

很抱歉,暂时无法提供与“LT8364EDE#PBF”相匹配的价格&库存,您可以联系我们找货

免费人工找货