LTC3892/
LTC3892-1/LTC3892-2
60V Low IQ, Dual, 2-Phase
Synchronous Step-Down
DC/DC Controller
DESCRIPTION
FEATURES
Wide VIN Range: 4.5V to 60V (65V Abs Max)
nn Wide Output Voltage Range: 0.8V ≤ V
OUT ≤ 99% • VIN
nn Adjustable Gate Drive Level 5V to 10V (OPTI-DRIVE)
nn No External Bootstrap Diodes Required
nn Low Operating I : 29μA (One Channel On)
Q
nn Selectable Gate Drive UVLO Thresholds
nn Out-of-Phase Operation Reduces Required Input
Capacitance and Power Supply Induced Noise
nn Phase-Lockable Frequency: 75kHz to 850kHz
nn Selectable Continuous, Pulse Skipping or Low Ripple
Burst Mode® Operation at Light Loads
nn Selectable Current Limit (LTC3892/LTC3892-2)
nn Very Low Dropout Operation: 99% Duty Cycle
nn Power Good Output Voltage Monitors (LTC3892/LTC3892-2)
nn Low Shutdown I : 3.6μA
Q
nn Small 32-Lead 5mm × 5mm QFN Package (LTC3892/
LTC3892-2) or TSSOP Package (LTC3892-1)
nn
APPLICATIONS
Automotive and Industrial Power Systems
Distributed DC Power Systems
nn High Voltage Battery Operated Systems
nn
The LTC®3892/LTC3892-1/LTC3892-2 is a high performance dual step-down DC/DC switching regulator controller that drives all N-channel synchronous power MOSFET
stages. Power loss and noise are minimized by operating
the two controller output stages out-of-phase.
The gate drive voltage can be programmed from 5V to
10V to allow the use of logic or standard-level FETs and
to maximize efficiency. Internal switches in the top gate
drivers eliminate the need for external bootstrap diodes.
A wide 4.5V to 60V input supply range encompasses a wide
range of intermediate bus voltages and battery chemistries.
Output voltages up to 99% of VIN can be regulated. OPTILOOP® compensation allows the transient response and
loop stability to be optimized over a wide range of output
capacitance and ESR values.
The 29μA no-load quiescent current extends operating run
time in battery powered systems. For a comparison of the
LTC3892 to the LTC3892-1 and LTC3892-2, see Table 1
in the Pin Functions section of this data sheet.
L, LT, LTC, LTM, Burst Mode, OPTI-LOOP, Linear Technology and the Linear logo are
registered trademarks of Analog Devices, Inc. All other trademarks are the property of their
respective owners. Protected by U.S. Patents including 5481178, 5705919, 5929620, 6144194,
6177787, 6580258.
nn
TYPICAL APPLICATION
High Efficiency Dual 5V/12V Output Step-Down Converter
RUN1
47µF
VIN
RUN2
TG1
VOUT1
5V
8A
5mΩ
5.6µH
0.1µF
BOOST2
SW1
0.1µF
96
15µH
8mΩ
VOUT2
12V
5A
SW2
BG1
220µF
Efficiency
Output
Current
Efficiency vsvs
Output
Current
TG2
BOOST1
BG2
150µF
LTC3892
1nF
SENSE1+
SENSE2+
SENSE1–
SENSE2–
VFB1
VFB2
ITH1
TRACK/SS1
INTVCC
GND
DRVCC
94
93
92
91
0.1µF
89
88
0.01
34.8k
DRVUV
0.1µF
2.2nF
7.15k
DRVSET
7.5k
VIN = 12V
VOUT = 5V
Burst Mode OPERATION
90
ITH2
TRACK/SS2
VPRG1
100pF
100k
1nF
95
EFFICIENCY (%)
VIN
12.5V TO 60V
100pF
GATE DRIVE
DRVCC=5V
DRVCC=6V
DRVCC=8V
DRVCC=10V
0.1
1
LOAD CURRENT (A)
10
3892 F01b
1nF
0.1µF
4.7µF
3892 TA01
For more information www.linear.com/LTC3892
38921fc
1
LTC3892/
LTC3892-1/LTC3892-2
ABSOLUTE MAXIMUM RATINGS
(Notes 1, 3)
Input Supply Voltage (VIN).......................... –0.3V to 65V
Top Side Driver Voltages
(BOOST1, BOOST2)................................ –0.3V to 76V
Switch Voltage (SW1, SW2)........................... –5V to 70V
DRVCC, (BOOST1-SW1),
(BOOST2-SW2)........................................–0.3V to 11V
BG1, BG2, TG1, TG2............................................ (Note 8)
RUN1, RUN2 Voltages................................. –0.3V to 65V
SENSE1+, SENSE2+, SENSE1–
SENSE2– Voltages.................................. –0.3V to 65V
PLLIN/MODE, FREQ Voltages....................... –0.3V to 6V
EXTVCC Voltage.......................................... –0.3V to 14V
ITH1, ITH2, VFB1, VFB2 Voltages...................... –0.3V to 6V
DRVSET, DRVUV Voltages............................ –0.3V to 6V
TRACK/SS1, TRACK/SS2 Voltages............... –0.3V to 6V
PGOOD1, PGOOD2 Voltages
(LTC3892/LTC3892-2).............................. –0.3V to 6V
VPRG1, ILIM Voltages
(LTC3892/LTC3892-2).............................. –0.3V to 6V
Operating Junction Temperature Range (Note 2)
LTC3892E, LTC3892I,
LTC3892E-1, LTC3892I-1,
LTC3892E-2, LTC3892I-2.................... –40°C to 125°C
LTC3892H,
LTC3892H-1, LTC3892H-2.................. –40°C to 150°C
LTC3892MP, LTC3892MP-1,
LTC3892MP-2..................................... –55°C to 150°C
Storage Temperature Range................... –65°C to 150°C
PIN CONFIGURATION
LTC3892/LTC3892-2
LTC3892-1
SW1
TG1
TRACK/SS1
VPRG1
ITH1
VFB1
SENSE1+
SENSE1–
TOP VIEW
32 31 30 29 28 27 26 25
TOP VIEW
1
28 TRACK/SS1
VFB1
2
27 TG1
SENSE1+
3
26 SW1
SENSE1–
4
25 BOOST1
FREQ
5
24 BG1
FREQ
1
24 BOOST1
PLLIN/MODE
2
23 BG1
PGOOD1
3
22 VIN
PLLIN/MODE
6
4
21 EXTVCC
INTVCC
7
20 DRVCC
RUN1
8
19 BG2
RUN2
9
20 BG2
10
19 BOOST2
PGOOD2
INTVCC
RUN1
33
GND
5
6
23 VIN
29
GND
22 EXTVCC
21 DRVCC
RUN2
7
18 BOOST2
SENSE2–
ILIM
8
17 SW2
SENSE2+ 11
18 SW2
VFB2 12
17 TG2
ITH2 13
16 TRACK/SS2
TG2
TRACK/SS2
DRVSET
DRVUV
VFB2
ITH2
SENSE2+
SENSE2–
9 10 11 12 13 14 15 16
DRVUV 14
UH PACKAGE
32-LEAD (5mm × 5mm) PLASTIC QFN
TJMAX = 150°C, θJA = 44°C/W
EXPOSED PAD (PIN 33) IS GND, MUST BE CONNECTED TO GND
2
ITH1
15 DRVSET
FE PACKAGE
28-LEAD PLASTIC TSSOP
TJMAX = 150°C, θJA = 30°C/W
EXPOSED PAD (PIN 29) IS GND, MUST BE CONNECTED TO GND
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
ORDER INFORMATION
http://www.linear.com/product/LTC3892#orderinfo
LEAD FREE FINISH
TAPE AND REEL
PART MARKING*
PACKAGE DESCRIPTION
TEMPERATURE RANGE
LTC3892EUH#PBF
LTC3892EUH#TRPBF
3892
32-Lead (5mm × 5mm) Plastic QFN
–40°C to 125°C
LTC3892IUH#PBF
LTC3892IUH#TRPBF
3892
32-Lead (5mm × 5mm) Plastic QFN
–40°C to 125°C
LTC3892HUH#PBF
LTC3892HUH#TRPBF
3892
32-Lead (5mm × 5mm) Plastic QFN
–40°C to 150°C
LTC3892MPUH#PBF
LTC3892MPUH#TRPBF
3892
32-Lead (5mm × 5mm) Plastic QFN
–55°C to 150°C
LTC3892EFE-1#PBF
LTC3892EFE-1#TRPBF
LTC3892FE-1
28-Lead Plastic TSSOP
–40°C to 125°C
LTC3892IFE-1#PBF
LTC3892IFE-1#TRPBF
LTC3892FE-1
28-Lead Plastic TSSOP
–40°C to 125°C
LTC3892HFE-1#PBF
LTC3892HFE-1#TRPBF
LTC3892FE-1
28-Lead Plastic TSSOP
–40°C to 150°C
LTC3892MPFE-1#PBF
LTC3892MPFE-1#TRPBF
LTC3892FE-1
28-Lead Plastic TSSOP
–55°C to 150°C
LTC3892EUH-2#PBF
LTC3892EUH-2#TRPBF
38922
32-Lead (5mm × 5mm) Plastic QFN
–40°C to 125°C
LTC3892IUH-2#PBF
LTC3892IUH-2#TRPBF
38922
32-Lead (5mm × 5mm) Plastic QFN
–40°C to 125°C
LTC3892HUH-2#PBF
LTC3892HUH-2#TRPBF
38922
32-Lead (5mm × 5mm) Plastic QFN
–40°C to 150°C
LTC3892MPUH-2#PBF
LTC3892MPUH-2#TRPBF 38922
32-Lead (5mm × 5mm) Plastic QFN
–55°C to 150°C
Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.
For more information on lead free part marking, go to: http://www.linear.com/leadfree/
For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/ . Some packages are available in 500 unit reels through
designated sales channels with #TRMPBF suffix.
38921fc
For more information www.linear.com/LTC3892
3
LTC3892/
LTC3892-1/LTC3892-2
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified operating
junction temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = 12V, VRUN1,2 = 5V, VEXTVCC = 0V, VDRVSET = 0V,
VPRG1 = FLOAT unless otherwise noted.
SYMBOL
PARAMETER
VIN
Input Supply Operating Voltage Range
CONDITIONS
MIN
VFB1
Channel 1 Regulated Feedback
Voltage
(Note 4) ITH1 Voltage = 1.2V
0°C to 85°C, VPRG1 = FLOAT (LTC3892/LTC3892-2) or LTC3892-1
VPRG1 = FLOAT (LTC3892/LTC3892-2) or LTC3892-1 l
l
VPRG1 = 0V (LTC3892/LTC3892-2)
l
VPRG1 = INTVCC (LTC3892/LTC3892-2)
VFB2
Channel 2 Regulated Feedback
Voltage
(Note 4) ITH2 Voltage = 1.2V
0°C to 85°C
TYP
4.5
l
MAX
UNITS
60
V
V
V
V
V
0.792
0.788
3.234
4.890
0.800
0.800
3.3
5.0
0.808
0.812
3.366
5.110
0.792
0.788
0.800
0.800
0.808
0.812
–2
±50
nA
–0.002
4
4
±0.05
6
6
µA
µA
µA
V
V
IFB2
Channel 2 Feedback Current
(Note 4)
IFB1
Channel 1 Feedback Current
(Note 4)
VPRG1 = FLOAT (LTC3892/LTC3892-2) or LTC3892-1
VPRG1 = 0V (LTC3892/LTC3892-2)
VPRG1 = INTVCC (LTC3892/LTC3892-2)
VREFLNREG
Reference Voltage Line Regulation
(Note 4) VIN = 4.5V to 60V
0.002
0.02
%/V
VLOADREG
Output Voltage Load Regulation
(Note 4) Measured in Servo Loop,
∆ITH Voltage = 1.2V to 0.7V
l
0.01
0.1
%
(Note 4) Measured in Servo Loop,
∆ITH Voltage = 1.2V to 2V
l
–0.01
–0.1
%
gm1,2
Transconductance Amplifier gm
(Note 4) ITH1,2 = 1.2V, Sink/Source 5µA
IQ
Input DC Supply Current
(Note 5) VDRVSET = 0V
UVLO
mmho
Pulse-Skipping or Forced Continuous RUN1 = 5V and RUN2 = 0V or
Mode (One Channel On)
RUN2 = 5V and RUN1 = 0V,
VFB1,2 = 0.83V (No Load)
1.6
mA
Pulse-Skipping or Forced Continuous RUN1,2 = 5V, VFB1,2 = 0.83V (No Load)
Mode (Both Channels On)
2.8
mA
29
55
µA
RUN1,2 = 5V, VFB1,2 = 0.83V (No Load)
34
55
µA
Shutdown
RUN1,2 = 0V
3.6
10
µA
Undervoltage Lockout
DRVCC Ramping Up
DRVUV = 0V
DRVUV = INTVCC
l
l
4.0
7.5
4.2
7.8
V
V
DRVCC Ramping Down
DRVUV = 0V
DRVUV = INTVCC
l
l
3.6
6.4
3.8
6.7
4.0
7.0
V
V
7
10
13
%
Sleep Mode (One Channel On)
RUN1 = 5V and RUN2 = 0V or
RUN2 = 5V and RUN1 = 0V,
VFB1,2 = 0.83V (No Load)
Sleep Mode (Both Channels On)
VOVL1,2
Feedback Overvoltage Protection
ISENSE1,2+
SENSE+ Pin Current
ISENSE1,2–
SENSE– Pins Current
VOUT1,2 < VINTVCC – 0.5V
VOUT1,2 > VINTVCC + 0.5V
DFMAX(TG)
Maximum Duty Factor for TG
In Dropout, FREQ = 0V
ITRACK/SS1,2
Soft-Start Charge Current
VTRACK/SS1,2 = 0V
4
2
Measured at VFB1,2 Relative to Regulated VFB1,2
(LTC3892/LTC3892-1)
l
700
97.5
99
8
10
±1
µA
±1
µA
µA
%
12
µA
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified operating
junction temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = 12V, VRUN1,2 = 5V, VEXTVCC = 0V, VDRVSET = 0V,
VPRG1 = FLOAT unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
VRUN1,2 ON
RUN Pin On Threshold
VRUN1, VRUN2 Rising
VRUN1,2 Hyst
RUN Pin Hysteresis
VSENSE(MAX)
Maximum Current Sense Threshold
VSENSE(MATCH) Matching Between VSENSE1(MAX) and
VSENSE2(MAX)
l
MIN
TYP
MAX
UNITS
1.22
1.275
1.33
V
75
mV
VFB1,2 = 0.7V, VSENSE1,2– = 3.3V
ILIM = FLOAT (LTC3892/LTC3892-2) or LTC3892-1
ILIM = 0V (LTC3892/LTC3892-2)
ILIM = INTVCC (LTC3892/LTC3892-2)
l
l
l
66
43
90
75
50
100
84
58
109
mV
mV
mV
VFB1,2 = 0.7V, VSENSE1,2– = 3.3V
ILIM = FLOAT (LTC3892/LTC3892-2) or LTC3892-1
ILIM = 0V (LTC3892/LTC3892-2)
ILIM = INTVCC (LTC3892/LTC3892-2)
l
l
l
–8
–8
–8
0
0
0
8
8
8
mV
mV
mV
Gate Driver
TG1,2
Pull-Up On-Resistance
Pull-Down On-Resistance
VDRVSET = INTVCC
2.2
1.0
Ω
Ω
BG1,2
Pull-Up On-Resistance
Pull-Down On-Resistance
VDRVSET = INTVCC
2.2
1.0
Ω
Ω
BDSW1,2
BOOST to DRVCC Switch OnResistance
VSW = 0V, VDRVSET = INTVCC
3.7
Ω
TG1,2 tr
TG1,2 tf
TG Transition Time:
Rise Time
Fall Time
(Note 6) VDRVSET = INTVCC
CLOAD = 3300pF
CLOAD = 3300pF
25
15
ns
ns
BG1,2 tr
BG1,2 tf
BG Transition Time:
Rise Time
Fall Time
(Note 6) VDRVSET = INTVCC
CLOAD = 3300pF
CLOAD = 3300pF
25
15
ns
ns
TG/BG t1D
Top Gate Off to Bottom Gate On
Delay
Synchronous Switch-On Delay Time
CLOAD = 3300pF Each Driver, VDRVSET = INTVCC
55
ns
BG/TG t1D
Bottom Gate Off to Top Gate On
Delay
Top Switch-On Delay Time
CLOAD = 3300pF Each Driver, VDRVSET = INTVCC
50
ns
tON(MIN)1,2
TG Minimum On-Time
(Note 7) VDRVSET = INTVCC
80
ns
DRVCC Linear Regulator
VDRVCC(INT)
DRVCC Voltage from Internal VIN LDO VEXTVCC = 0V
7V < VIN < 60V, DRVSET = 0V
11V < VIN < 60V, DRVSET = INTVCC
VLDOREG(INT)
DRVCC Load Regulation from VIN
LDO
VDRVCC(EXT)
DRVCC Voltage from Internal EXTVCC 7V < VEXTVCC < 13V, DRVSET = 0V
LDO
11V < VEXTVCC < 13V, DRVSET = INTVCC
DRVCC Load Regulation from Internal ICC = 0mA to 50mA, VEXTVCC = 8.5V,
EXTVCC LDO
VDRVSET = 0V
VLDOREG(EXT)
5.8
9.6
ICC = 0mA to 50mA, VEXTVCC = 0V
VEXTVCC
EXTVCC LDO Switchover Voltage
EXTVCC Ramping Positive
DRVUV = 0V
DRVUV = INTVCC
VLDOHYS
EXTVCC Hysteresis
VDRVCC(50kΩ)
Programmable DRVCC
RDRVSET = 50kΩ, VEXTVCC = 0V
VDRVCC(70kΩ)
Programmable DRVCC
RDRVSET = 70kΩ, VEXTVCC = 0V
VDRVCC(90kΩ)
Programmable DRVCC
RDRVSET = 90kΩ, VEXTVCC = 0V
5.8
9.6
4.5
7.4
6.4
6.0
10.0
6.2
10.4
V
V
0.9
2.0
%
6.0
10.0
6.2
10.4
V
V
0.7
2.0
%
4.7
7.7
4.9
8.0
V
V
250
mV
5.0
V
7.0
9.0
7.6
V
V
38921fc
For more information www.linear.com/LTC3892
5
LTC3892/
LTC3892-1/LTC3892-2
ELECTRICAL CHARACTERISTICS
The l denotes the specifications which apply over the specified operating
junction temperature range, otherwise specifications are at TA = 25°C (Note 2). VIN = 12V, VRUN1,2,3 = 5V, VEXTVCC = 0V, VDRVSET = 0V,
VPRG1 = FLOAT unless otherwise noted.
SYMBOL
PARAMETER
CONDITIONS
MIN
TYP
375
440
MAX
UNITS
505
kHz
Oscillator and Phase-Locked Loop
f25kΩ
Programmable Frequency
RFREQ =25kΩ, PLLIN/MODE = DC Voltage
f65kΩ
Programmable Frequency
RFREQ = 65kΩ, PLLIN/MODE = DC Voltage
105
kHz
f105kΩ
Programmable Frequency
RFREQ = 105kΩ, PLLIN/MODE = DC Voltage
fLOW
Low Fixed Frequency
VFREQ = 0V, PLLIN/MODE = DC Voltage
320
350
380
kHz
fHIGH
High Fixed Frequency
VFREQ = INTVCC, PLLIN/MODE = DC Voltage
485
535
585
kHz
fSYNC
Synchronizable Frequency
PLLIN/MODE = External Clock
l
75
850
kHz
PLLIN VIH
PLLIN VIL
PLLIN/MODE Input High Level
PLLIN/MODE Input Low Level
PLLIN/MODE = External Clock
PLLIN/MODE = External Clock
l
l
2.5
0.5
V
V
0.4
V
±1
µA
835
kHz
PGOOD1 and PGOOD2 Outputs (LTC3892/LTC3892-2)
VPGL
PGOOD Voltage Low
IPGOOD = 2mA
IPGOOD
PGOOD Leakage Current
VPGOOD = 5V
VPG
PGOOD Trip Level
VFB with Respect to Set Regulated Voltage
VFB Ramping Negative
Hysteresis
–13
–10
2.5
–7
%
%
VFB with Respect to Set Regulated Voltage
VFB Ramping Positive
Hysteresis
7
10
2.5
13
%
%
tPG
Delay for Reporting a Fault
35
Note 1: Stresses beyond those listed under Absolute Maximum Ratings may
cause permanent damage to the device. Exposure to any Absolute Maximum
Ratings for extended periods may affect device reliability and lifetime.
Note 2: The LTC3892/LTC3892-1/LTC3892-2 is tested under pulsed load
conditions such that TJ ≈ TA. The LTC3892E/LTC3892E-1/LTC3892E-2
is guaranteed to meet performance specifications from 0°C to 85°C.
Specifications over the –40°C to 125°C operating junction temperature
range are assured by design, characterization and correlation with
statistical process controls. The LTC3892I/LTC3892I-1/LTC3892I-2 is
guaranteed over the –40°C to 125°C operating junction temperature
range, the LTC3892H/LTC3892H-1/LTC3892H-2 is guaranteed over
the –40°C to 150°C operating junction temperature range, and the
LTC3892MP/LTC3892MP-1/LTC3892MP-2 is tested and guaranteed over
the –55°C to 150°C operating junction temperature range. High junction
temperatures degrade operating lifetimes; operating lifetime is derated
for junction temperatures greater than 125°C. Note that the maximum
ambient temperature consistent with these specifications is determined by
specific operating conditions in conjunction with board layout, the rated
package thermal impedance and other environmental factors. The junction
temperature (TJ, in °C) is calculated from the ambient temperature
(TA, in °C) and power dissipation (PD, in Watts) according to the formula:
TJ = TA + (PD • θJA)
where θJA = 44°C/W for the QFN package and where θJA = 30°C/W for the
TSSOP package.
6
0.2
µs
Note 3: This IC includes overtemperature protection that is intended to
protect the device during momentary overload conditions. The maximum
rated junction temperature will be exceeded when this protection is active.
Continuous operation above the specified absolute maximum operating
junction temperature may impair device reliability or permanently damage
the device.
Note 4: The LTC3892/LTC3892-1/LTC3892-2 is tested in a feedback loop
that servos VITH1,2 to a specified voltage and measures the resultant
VFB1,2. The specification at 85°C is not tested in production and is assured
by design, characterization and correlation to production testing at other
temperatures (125°C for the LTC3892E/LTC3892E-1/LTC3892E-2 and
LTC3892I/LTC3892I-1/LTC3892I-2, 150°C for the LTC3892H/LTC3892H-1/
LTC3892H-2 and LTC3892MP/LTC3892MP-1/LTC3892MP-2). For
the LTC3892I/LTC3892I-1/LTC3892I-2 and LTC3892H/LTC3892H-1/
LTC3892H-2, the specification at 0°C is not tested in production and
is assured by design, characterization and correlation to production
testing at –40°C. For the LTC3892MP/LTC3892MP-1/LTC3892MP-2, the
specification at 0°C is not tested in production and is assured by design,
characterization and correlation to production testing at –55°C.
Note 5: Dynamic supply current is higher due to the gate charge being
delivered at the switching frequency. See Applications information.
Note 6: Rise and fall times are measured using 10% and 90% levels. Delay
times are measured using 50% levels
Note 7: The minimum on-time condition is specified for an inductor
peak-to-peak ripple current >40% of IMAX (See Minimum On-Time
Considerations in the Applications Information section)
Note 8: Do not apply a voltage or current source to these pins. They must be
connected to capacitive loads only, otherwise permanent damage may occur.
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL PERFORMANCE CHARACTERISTICS
Efficiency and Power Loss
vs Load Current
100
Efficiency vs Output Current
BURST EFFICIENCY
90
90
80
FCM LOSS
100
60
50
VIN = 12V
VOUT = 5V
10
FIGURE 11 CIRCUIT
PULSESKIPPING
LOSS
40
30
20
10
0
0.0001
BURST LOSS
PULSE-SKIPPING 1
EFFICIENCY
FCM EFFICIENCY
0.1
0.001
0.01
0.1
1
10
LOAD CURRENT (A)
POWER LOSS (mW)
70
EFFICIENCY (%)
1k
80
EFFICIENCY (%)
100
10k
70
60
50
40
30
20
10
FIGURE 11 CIRCUIT
VOUT = 5V
Burst Mode OPERATION
0
0.0001
0.001
0.01
0.1
LOAD CURRENT (A)
VIN = 10V
VIN = 20V
VIN = 30V
VIN = 40V
VIN = 50V
VIN = 60V
1
10
3892 G02
3892 G01
Load Step
Burst Mode Operation
Efficiency vs Input Voltage
96
95
EFFICIENCY (%)
94
93
DRVSET=INTVCC
92
91
IL
2A/DIV
DRVSET=0V
90
VOUT
100mV/DIV
AC COUPLED
89
88
FIGURE 11 CIRCUIT
VOUT = 5V
ILOAD=8A
87
86
0
50µs/DIV
3892 G04
VIN = 12V
VOUT = 5V
FIGURE 13 CIRCUIT
5 10 15 20 25 30 35 40 45 50 55 60
INPUT VOLTAGE (V)
3892 G03
Load Step
Pulse-Skipping Mode
Load Step
Forced Continuous Mode
VOUT
100mV/DIV
AC COUPLED
VOUT
100mV/DIV
AC COUPLED
IL
2A/DIV
IL
2A/DIV
50µs/DIV
VIN = 12V
VOUT = 5V
FIGURE 13 CIRCUIT
3892 G05
50µs/DIV
3892 G06
VIN = 12V
VOUT = 5V
FIGURE 13 CIRCUIT
38921fc
For more information www.linear.com/LTC3892
7
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL PERFORMANCE CHARACTERISTICS
Inductor Current at Light Load
Soft Start-Up
RUN1, 2
5V/DIV
FORCED
CONTINUOUS
MODE
VOUT2
2V/DIV
Burst Mode
OPERATION
1A/DIV
VOUT1
2V/DIV
PULSE
SKIPPING
MODE
3892 G07
2µs/DIV
VIN = 12V
VOUT = 5V
ILOAD = 1mA
FIGURE 13 CIRCUIT
Regulated Feedback Voltage vs
Temperature
DRVCC and EXTVCC
vs Load Current
808
6.4
806
6.2
6
EXTVCC = 0V
5.8
5.6
EXTVCC = 8.5V
804
DRVCC VOLTAGE (V)
REGULATED FEEDBACK VOLTAGE (mV)
3892 G08
2ms/DIV
FIGURE 13 CIRCUIT
802
800
798
796
5.4
5.2
5
4.8
EXTVCC = 5V
4.6
4.4
794
792
-75 -50 -25
4.2
4
0 25 50 75 100 125 150
TEMPERATURE (°C)
VIN = 12V
DRVSET = GND
0
25
50
75
100
LOAD CURRENT (mA)
3892 G09
EXTVCC Switchover and DRVCC
Voltages vs Temperature
8
DRVCC (DRVSET = INTVCC)
7
EXTVCC FALLING
DRVCC (DRVSET = 0V)
6
5
DRVUV = INTVCC
EXTVCC RISING
DRVUV = GND
6.5
RISING
DRVUV = INTVCC
0 25 50 75 100 125 150
TEMPERATURE (°C)
FALLING
6
5.5
5
4.5
4
3.5
EXTVCC FALLING
4
–75 –50 –25
DRVCC VOLTAGE (V)
DRVCC VOLTAGE (V)
8
7.5
7
9
EXTVCC RISING
RISING
DRVUV = GND
FALLING
3
–75 –50 –25
3892 G11
8
150
3892 G10
Undervoltage Lockout
Threshold vs Temperature
11
10
125
0 25 50 75 100 125 150
TEMPERATURE (°C)
3892 G12
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL PERFORMANCE CHARACTERISTICS
800
SENSE– Pin Input Bias Current vs
Temperature
SENSE Pins Total Input Current
vs VSENSE Voltage
900
800
500
400
300
200
600
500
400
300
200
100
0
VOUT > INTVCC + 0.5V
700
600
SENSE CURRENT (µA)
SENSE CURRENT (µA)
700
100
0
–75 –50 –25
0 5 10 15 20 25 30 35 40 45 50 55 60 65
VSENSE COMMON MODE VOLTAGE (V)
VOUT < INTVCC – 0.5V
0 25 50 75 100 125 150
TEMPERATURE (°C)
3892 G13
3892 G14
Maximum Current Sense
Threshold vs Duty Cycle
120
LTC3892-2
110
100
90
80
70
60
50
40
LTC3892/LTC3892-1
30
ILIM = INTVCC
ILIM = FLOAT
ILIM = GND
20
10
0
0
MAXIMUM CURRENT SENSE VOLTAGE (mV)
MAXIMUM CURRENT SENSE VOLTAGE (mV)
Foldback Current Limit
100 200 300 400 500 600 700 800
FEEDBACK VOLTAGE (mV)
100
90
80
70
60
50
40
30
20
ILIM = INTVCC
ILIM = FLOAT
ILIM = GND
10
0
0
10 20 30 40 50 60 70 80 90 100
DUTY CYCLE (%)
3892 G15
3892 G16
Maximum Current Sense
Threshold vs ITH Voltage
1.4
5% DUTY CYCLE
1.35
80
PULSE-SKIPPING
60
RUN PIN VOLTAGE (V)
CURRENT SENSE VOLTAGE (mV)
100
Shutdown (RUN) Threshold
vs Temperature
Burst Mode
OPERATION
40
20
ILIM = GND
ILIM = FLOAT
ILIM = INTVCC
0
–20
–40
0.2
0.4
0.6 0.8
VITH (V)
1
1.2
RISING
1.25
1.2
FALLING
1.15
1.1
1.05
FORCED CONTINUOUS MODE
0
1.3
1.4
1
–75 –50 –25
3892 G17
0 25 50 75 100 125 150
TEMPERATURE (°C)
3892 G18
38921fc
For more information www.linear.com/LTC3892
9
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL PERFORMANCE CHARACTERISTICS
DRVCC Line Regulation
DRVSET = INTVCC
10
DRVCC VOLTAGE (V)
Shutdown Current vs Temperature
8
7
SHUTDOWN CURRENT (µA)
11
9
8
7
DRVSET = GND
6
5
VIN = 12V
6
5
4
3
2
1
0
–75 –50 –25
0 5 10 15 20 25 30 35 40 45 50 55 60 65
INPUT VOLTAGE (V)
0 25 50 75 100 125 150
TEMPERATURE (°C)
3892 G19
3892 G20
Shutdown Current vs
Input Voltage
Quiescent Current vs Temperature
14
80
QUIESCENT CURRENT (µA)
SHUTDOWN CURRENT (µA)
12
10
8
6
4
2
0
VIN=12V
70 ONE CHANNEL ON
Burst Mode OPERATION
60
DRVSET = 70kΩ
50
DRVSET=INTVCC
40
30
DRVSET=GND
20
10
0
10
20
30
40
50
INPUT VOLTAGE (V)
60
0
–75 –50 –25
70
3892 G21
3899 G22
Oscillator Frequency vs
Temperature
TRACK/SS Pull-Up Current vs
Temperature
12
600
11.5
FREQ = INTVCC
TRACK /SS CURRENT (µA)
FREQUENCY (kHz)
550
500
450
400
350
300
-75 -50 -25
FREQ = GND
11
10.5
10
9.5
9
8.5
0 25 50 75 100 125 150
TEMPERATURE (°C)
8
–75 –50 –25
3892 G23
10
0 25 50 75 100 125 150
TEMPERATURE (°C)
0 25 50 75 100 125 150
TEMPERATURE (°C)
3892 G24
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
PIN FUNCTIONS
(QFN (LTC3892 and LTC3892-2)/TSSOP (LTC3892-1))
FREQ (Pin 1/ Pin 5): The frequency control pin for the
internal VCO. Connecting this pin to GND forces the VCO
to a fixed low frequency of 350kHz. Connecting this pin
to INTVCC forces the VCO to a fixed high frequency of
535kHz. Other frequencies between 50kHz and 900kHz can
be programmed using a resistor between FREQ and GND.
The resistor and an internal 20µA source current create a
voltage used by the internal oscillator to set the frequency.
PLLIN/MODE (Pin 2/Pin 6): External Synchronization Input
to Phase Detector and Forced Continuous Mode Input. When
an external clock is applied to this pin, the phase-locked loop
will force the rising TG1 signal to be synchronized with the
rising edge of the external clock, and the regulators will operate in forced continuous mode on the LTC3892/LTC3892-1
and in pulse-skipping mode on the LTC3892-2. When not
synchronizing to an external clock, this input, which acts on
both controllers, determines how the LTC3892/LTC3892-1/
LTC3892-2 operates at light loads. Pulling this pin to ground
selects Burst Mode operation. An internal 100k resistor to
ground also invokes Burst Mode operation when the pin is
floated. Tying this pin to INTVCC forces continuous inductor
current operation. Tying this pin to a voltage greater than
1.1V and less than INTVCC – 1.3V selects pulse-skipping
operation. This can be done by connecting a 100k resistor
from this pin to INTVCC.
PGOOD1, PGOOD2 (Pins 3, 4/NA): Open-Drain Logic
Output. PGOOD1,2 is pulled to ground when the voltage
on the respective VFB1,2 pin is not within ±10% of its
set point. These pins are available on the LTC3892 and
LTC3892-2, but not on the LTC3892-1.
INTVCC (Pin 5/Pin 7): Output of the Internal 5V Low Dropout Regulator. The low voltage analog and digital circuits
are powered from this voltage source. A low ESR 0.1µF
ceramic bypass capacitor should be connected between
INTVCC and GND, as close as possible to the IC. INTVCC
should not be used to power or bias any external circuitry
other than to configure the FREQ, PLLIN/MODE, DRVSET,
DRVUV and VPRG1 pins.
RUN1, RUN2 (Pins 6, 7/Pins 8, 9): Run Control Inputs for
Each Controller. Forcing any of these pins below 1.2V shuts
down that controller. Forcing both of these pins below 0.7V
shuts down the entire LTC3892/LTC3892-1/LTC3892-2,
reducing quiescent current to approximately 3.6µA.
ILIM (Pin 8/NA): Current Comparator Sense Voltage Range
Input. Tying this pin to GND or INTVCC or floating it sets
the maximum current sense threshold (for both channels)
to one of three different levels (50mV, 100mV, or 75mV
respectively). This pin is available on the LTC3892 and
LTC3892-2, but not on the LTC3892-1. For the LTC3892-1,
the maximum current sense threshold is 75mV.
VFB2 (Pin 11/Pin 12): This pin receives the remotely sensed
feedback voltage for channel 2 from an external resistor
divider across the output.
DRVUV (Pin13/Pin 14): Determines the higher or lower
DRVCC UVLO and EXTVCC switchover thresholds, as listed
on the Electrical Characteristics table. Connecting DRVUV
to GND chooses the lower thresholds whereas tying DRVUV
to INTVCC chooses the higher thresholds.
DRVSET (Pin 14/Pin 15): Sets the regulated output voltage of the DRVCC LDO regulator. Connecting this pin to
GND sets DRVCC to 6V whereas connecting it to INTVCC
sets DRVCC to 10V. Voltages between 5V and 10V can be
programmed by placing a resistor (50k to 100k) between
the DRVSET pin and GND.
DRVCC (Pin 20/Pin 21): Output of the Internal or External
Low Dropout (LDO) Regulator. The gate drivers are powered from this voltage source. The DRVCC voltage is set
by the DRVSET pin. Must be decoupled to ground with a
minimum of 4.7µF ceramic or other low ESR capacitor.
Do not use the DRVCC pin for any other purpose.
EXTVCC (Pin 21/Pin 22): External Power Input to an Internal LDO Connected to DRVCC. This LDO supplies DRVCC
power, bypassing the internal LDO powered from VIN
whenever EXTVCC is higher than its switchover threshold
(4.7V or 7.7V depending on the DRVUV pin). See EXTVCC
Connection in the Applications Information section. Do not
float or exceed 14V on this pin. Do not connect EXTVCC
to a voltage greater than VIN. Connect to GND if not used.
VIN (Pin 22/Pin 23): Main Supply Pin. A bypass capacitor
should be tied between this pin and the GND pin.
BG1, BG2 (Pins 23, 19/Pins 24, 20): High Current Gate
Drives for Bottom N-Channel MOSFETs. Voltage swing at
these pins is from ground to DRVCC.
38921fc
For more information www.linear.com/LTC3892
11
LTC3892/
LTC3892-1/LTC3892-2
PIN FUNCTIONS
(QFN (LTC3892 and LTC3892-2)/TSSOP (LTC3892-1))
BOOST1, BOOST2 (Pins 24, 18/Pins 25, 19): Bootstrapped
Supplies to the Topside Floating Drivers. Capacitors are
connected between the BOOST and SW pins. Voltage
swing at BOOST1 and BOOST2 pins is from approximately
DRVCC to (VIN1,2 + DRVCC).
SW1, SW2 (Pins 25, 17/Pins 26, 18): Switch Node Connections to Inductors.
TG1, TG2 (Pins 26, 16/Pins 27, 17): High Current Gate
Drives for Top N-Channel MOSFETs. These are the outputs
of floating drivers with a voltage swing equal to DRVCC
superimposed on the switch node voltage SW.
TRACK/SS1, TRACK/SS2 (Pins 27, 15/Pins 28, 16):
External Tracking and Soft-Start Input. The LTC3892/
LTC3892-1/LTC3892-2 regulates the negative input (EA–)
of the error amplifier to the smaller of 0.8V or the voltage
on the TRACK/SS pin. An internal 10µA pull-up current
source is connected to this pin. A capacitor to ground at
this pin sets the ramp time at start-up to the final regulated
output voltage. Alternatively, a resistor divider on another
supply connected to the TRACK/SS pin allows the LTC3892/
LTC3892-1/LTC3892-2 output voltage to track the other
supply during start-up. The TRACK/SS pin is pulled low
in shutdown or in undervoltage lockout.
VPRG1 (Pin 28/NA): Channel 1 Output Voltage Control Pin.
This pin sets channel 1 to adjustable output mode using
external feedback resistors or fixed 3.3V/5V output mode.
Floating this pin allows the output to be programmed from
0.8V to 60V with an external resistor divider, regulating
VFB1 to 0.8V. This pin is available on the LTC3892 and
LTC3892-2, but not on the LTC3892-1.
ITH1, ITH2 (Pins 29, 12/Pins 1, 13): Error Amplifier
Outputs and Switching Regulator Compensation Points.
Each associated channel’s current comparator trip point
increases with this control voltage.
VFB1 (Pin 30/Pin 2): For the LTC3892-1, this pin receives
the remotely sensed feedback voltage for channel 1 from
an external resistor divider across the output.
For the LTC3892 and LTC3892-2, if the VPRG1 pin is floating, the VFB1 pin receives the remotely sensed feedback
voltage for channel 1 from an external resistor divider
across the output. If VPRG1 is tied to GND or INTVCC,
the VFB1 pin receives the remotely sensed output voltage
directly.
SENSE1+, SENSE2+ (Pins 31, 10/Pins 3, 11): The (+)
Input to the Differential Current Comparators. The ITH pin
voltage and controlled offsets between the SENSE– and
SENSE+ pins in conjunction with RSENSE set the current
trip threshold.
SENSE1–, SENSE2– (Pins 32, 9/Pins 4, 10): The (–) Input
to the Differential Current Comparators. When SENSE1,2– is
greater than INTVCC, then SENSE1,2– pin supplies current
to the current comparator.
GND (Exposed Pad Pin 33/Exposed Pad Pin 29): Ground.
The exposed pad must be soldered to the PCB for rated
electrical and thermal performance.
Table 1. Summary of the Differences Between the LTC3892, LTC3892-1 and LTC3892-2
ILIM pin for selectable current sense
voltage?
VPRG1 pin for fixed or adjustable VOUT1?
Independent PGOOD output for each
channel?
Output overvoltage protection bottom gate
"crowbar?"
Current foldback during overcurrent events?
Light load operation when synchronized to
external clock using PLLIN/MODE
Package
12
LTC3892
LTC3892-1
LTC3892-2
Yes; 50mV, 75mV, or 100mV
No; fixed 75mV
Yes; 50mV, 75mV, or 100mV
Yes; fixed 3.3V or 5V (with internal No; only adjustable with external
resistor divider) or adjustable with
resistor divider
external resistor divider
Yes; fixed 3.3V or 5V (with internal
resistor divider) or adjustable with
external resistor divider
Yes; PGOOD1 and PGOOD2
No PGOOD function
Yes; PGOOD1 and PGOOD2
Yes; BG forced on
Yes; BG forced on
No; BG not forced on
Yes
Yes
No
Forced Continuous
Forced Continuous
Pulse-skipping
(Discontinuous)
32-Pin 5mm x 5mm QFN
(UH32)
28-Lead TSSOP
(FE28)
32-Pin 5mm x 5mm QFN
(UH32)
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
FUNCTIONAL DIAGRAMS
CHANNELS 1 AND 2
FREQ
DRVCC
VIN1,2
20µA
BOOST1,2
CLK2
VCO CLK1
TOP
DROPOUT
DET
PFD
S
Q
R
Q
TG1,2
BOT
TOP ON
DRVCC
SWITCHING
LOGIC
+
–
0.425V
100k
CURRENT
LIMIT
+
–
ICMP
IR
+
+– –
–+
SENSE1,2+
2.8V
0.65V
0.88V
SENSE1,2–
EA1–
SLOPE COMP
–
+
–
+
0.88V
RSENSE
SLEEP
3mV
+
PGOOD2
VOUT1,2
GND
L
PLLIN/MODE
0.72V
COUT
BG1,2
BOT
SYNC
DET
PGOOD1
CIN
SW1,2
SHDN
ILIM
CB
OV
3.5V
EA2–
–
+
150nA
SHDN
RST
2(VFB)
0.72V
R1
–
+
+
0.80V
TRACK/SS
+
–
0.88V
EA–
RB
VFB1,2
R2
RA
CC
ITH1,2
CC2
FOLDBACK
10µA
–
LTC3892 AND LTC3892-1
RC
TRACK/SS1,2
CSS
SHDN
RUN1,2
VPRG1
20µA
DRVSET
VOUT1
R1
R2
0
∞
FLOAT ADJUSTABLE
3.3V FIXED 625k 200k
GND
5V FIXED 1.05M 200k
INTVCC
VPRG1 AFFECTS CHANNEL 1 ONLY,
VOUT2 IS ALWAYS ADJUSTABLE (R1 = 0, R2 = ∞)
LTC3892-1 (R1 = 0, R2 = ∞)
1.20V
DRVUV
EXTVCC
DRVCC LDO/UVLO
CONTROL
VIN
EN
DRVCC
R
+
–
VPRG1
2.00V
EN
+
–
LTC3892 AND LTC3892-2
NOT ON LTC3892-1
4.7V/
7.7V
4R
–
+
INTVCC
LDO
38921 FD
INTVCC
38921fc
For more information www.linear.com/LTC3892
13
LTC3892/
LTC3892-1/LTC3892-2
OPERATION
(Refer to the Functional Diagrams)
Main Control Loop
The LTC3892/LTC3892-1/LTC3892-2 uses a constant
frequency, current mode step-down architecture. The two
controller channels operate 180° out of phase with each
other. During normal operation, the external top MOSFET
is turned on when the clock for that channel sets the RS
latch, and is turned off when the main current comparator, ICMP, resets the RS latch. The peak inductor current
at which ICMP trips and resets the latch is controlled by
the voltage on the ITH pin, which is the output of the error amplifier, EA. The error amplifier compares the output
voltage feedback signal at the VFB pin (which is generated
with an external resistor divider connected across the
output voltage, VOUT, to ground) to the internal 0.800V
reference voltage. When the load current increases, it
causes a slight decrease in VFB relative to the reference,
which causes the EA to increase the ITH voltage until the
average inductor current matches the new load current.
After the top MOSFET is turned off each cycle, the bottom
MOSFET is turned on until either the inductor current starts
to reverse, as indicated by the current comparator IR, or
the beginning of the next clock cycle.
DRVCC/EXTVCC/INTVCC Power
Power for the top and bottom MOSFET drivers is derived
from the DRVCC pin. The DRVCC supply voltage can be programmed from 5V to 10V through control of the DRVSET
pin. When the EXTVCC pin is tied to a voltage below its
switchover voltage (4.7V or 7.7V depending on the DRVSET
voltage), the VIN LDO (low dropout linear regulator) supplies power from VIN to DRVCC. If EXTVCC is taken above
its switchover voltage, the VIN LDO is turned off and an
EXTVCC LDO is turned on. Once enabled, the EXTVCC LDO
supplies power from EXTVCC to DRVCC. Using the EXTVCC
pin allows the DRVCC power to be derived from a high
efficiency external source such as one of the LTC3892/
LTC3892-1/LTC3892-2 switching regulator outputs.
Each top MOSFET driver is biased from the floating bootstrap capacitor, CB, which normally recharges during each
cycle through an internal switch whenever SW goes low.
14
If the input voltage decreases to a voltage close to its
output, the loop may enter dropout and attempt to turn
on the top MOSFET continuously. The dropout detector
detects this and forces the top MOSFET off for about onetwelfth of the clock period every tenth cycle to allow CB to
recharge, resulting in about 99% duty cycle.
The INTVCC supply powers most of the other internal circuits
in the LTC3892/LTC3892-1/LTC3892-2. The INTVCC LDO
regulates to a fixed value of 5V and its power is derived
from the DRVCC supply.
Shutdown and Start-Up (RUN, TRACK/SS Pins)
The two channels of the LTC3892/LTC3892-1/LTC3892-2
can be independently shut down using the RUN1 and
RUN2 pins. Pulling a RUN pin below 1.2V shuts down
the main control loop for that channel. Pulling both pins
below 0.7V disables both controllers and most internal
circuits, including the DRVCC and INTVCC LDOs. In this
state, the LTC3892/LTC3892-1/LTC3892-2 draws only
3.6μA of quiescent current.
Releasing a RUN pin allows a small 150nA internal current
to pull up the pin to enable that controller. Each RUN pin
may be externally pulled up or driven directly by logic. Each
RUN pin can tolerate up to 65V (absolute maximum), so it
can be conveniently tied to VIN in always-on applications
where one or both controllers are enabled continuously
and never shut down.
The start-up of each controller’s output voltage VOUT is
controlled by the voltage on the TRACK/SS pin (TRACK/
SS1 for channel 1, TRACK/SS2 for channel 2). When the
voltage on the TRACK/SS pin is less than the 0.8V internal
reference, the LTC3892/LTC3892-1/LTC3892-2 regulates
the VFB voltage to the TRACK/SS pin voltage instead of the
0.8V reference. This allows the TRACK/SS pin to be used
to program a soft-start by connecting an external capacitor
from the TRACK/SS pin to GND. An internal 10μA pull-up
current charges this capacitor creating a voltage ramp on
the TRACK/SS pin. As the TRACK/SS voltage rises linearly
from 0V to 0.8V (and beyond up to about 4V), the output
voltage VOUT rises smoothly from zero to its final value.
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
OPERATION
(Refer to the Functional Diagrams)
Alternatively the TRACK/SS pins can be used to make the
start-up of VOUT to track that of another supply. Typically,
this requires connecting to the TRACK/SS pin an external
resistor divider from the other supply to ground (see
Applications Information section).
Light Load Current Operation (Burst Mode Operation,
Pulse-Skipping or Forced Continuous Mode)
(PLLIN/MODE Pin)
The LTC3892/LTC3892-1/LTC3892-2 can be enabled to
enter high efficiency Burst Mode operation, pulse-skipping
mode, or forced continuous conduction mode at low load
currents. To select Burst Mode operation, tie the PLLIN/
MODE pin to GND. To select forced continuous operation, tie the PLLIN/MODE pin to INTVCC. To select pulseskipping mode, tie the PLLIN/MODE pin to a DC voltage
greater than 1.1V and less than INTVCC – 1.3V. This can
be done by connecting a 100kΩ resistor between PLLIN/
MODE and INTVCC.
When a controller is enabled for Burst Mode operation,
the minimum peak current in the inductor is set to approximately 25% of the maximum sense voltage even
when the voltage on the ITH pin indicates a lower value.
If the average inductor current is higher than the load current, the error amplifier, EA, will decrease the voltage on
the ITH pin. When the ITH voltage drops below 0.425V,
the internal sleep signal goes high (enabling sleep mode)
and both external MOSFETs are turned off. The ITH pin is
then disconnected from the output of the EA and parked
at 0.450V.
In sleep mode, much of the internal circuitry is turned
off, reducing the quiescent current that the LTC3892/
LTC3892-1/LTC3892-2 draws. If one channel is in sleep
mode and the other channel is shut down, the LTC3892/
LTC3892-1/LTC3892-2 draws only 29μA of quiescent
current (with DRVSET = 0V). If both channels are in sleep
mode, it draws only 34μA of quiescent current. In sleep
mode, the load current is supplied by the output capacitor.
As the output voltage decreases, the EA’s output begins
to rise. When the output voltage drops enough, the ITH
pin is reconnected to the output of the EA, the sleep signal
goes low, and the controller resumes normal operation
by turning on the top external MOSFET on the next cycle
of the internal oscillator.
When a controller is enabled for Burst Mode operation,
the inductor current is not allowed to reverse. The reverse
current comparator (IR) turns off the bottom external
MOSFET just before the inductor current reaches zero,
preventing it from reversing and going negative. Thus,
the controller operates discontinuously.
In forced continuous operation, the inductor current is
allowed to reverse at light loads or under large transient
conditions. The peak inductor current is determined by
the voltage on the ITH pin, just as in normal operation.
In this mode, the efficiency at light loads is lower than in
Burst Mode operation. However, continuous operation
has the advantage of lower output voltage ripple and less
interference to audio circuitry. In forced continuous mode,
the output ripple is independent of load current.
When the PLLIN/MODE pin is connected for pulse-skipping
mode, the LTC3892/LTC3892-1/LTC3892-2 operates in
PWM pulse-skipping mode at light loads. In this mode,
constant frequency operation is maintained down to approximately 1% of designed maximum output current.
At very light loads, the current comparator, ICMP, may
remain tripped for several cycles and force the external top
MOSFET to stay off for the same number of cycles (i.e.,
skipping pulses). The inductor current is not allowed to
reverse (discontinuous operation). This mode, like forced
continuous operation, exhibits low output ripple as well as
low audio noise and reduced RF interference as compared
to Burst Mode operation. It provides higher low current
efficiency than forced continuous mode, but not nearly as
high as Burst Mode operation.
When an external clock is connected to the PLLIN/MODE
pin to synchronize the internal oscillator (see the Frequency
Selection and Phase-Locked Loop section), the LTC3892/
LTC3892-1 operate in forced continuous mode while the
LTC3892-2 operates in discontinuous pulse skipping mode.
38921fc
For more information www.linear.com/LTC3892
15
LTC3892/
LTC3892-1/LTC3892-2
OPERATION
(Refer to the Functional Diagrams)
Frequency Selection and Phase-Locked Loop
(FREQ and PLLIN/MODE Pins)
The selection of switching frequency is a trade-off between
efficiency and component size. Low frequency operation increases efficiency by reducing MOSFET switching
losses, but requires larger inductance and/or capacitance
to maintain low output ripple voltage.
The switching frequency of the LTC3892/LTC3892-1/
LTC3892-2’s controllers can be selected using the FREQ
pin.
If the PLLIN/MODE pin is not being driven by an external
clock source, the FREQ pin can be tied to GND, tied to
INTVCC or programmed through an external resistor. Tying
FREQ to GND selects 350kHz while tying FREQ to INTVCC
selects 535kHz. Placing a resistor between FREQ and GND
allows the frequency to be programmed between 50kHz
and 900kHz, as shown in Figure 9.
A phase-locked loop (PLL) is available on the LTC3892/
LTC3892-1/LTC3892-2 to synchronize the internal oscillator to an external clock source that is connected to the
PLLIN/MODE pin. The LTC3892/LTC3892-1/LTC3892-2’s
phase detector adjusts the voltage (through an internal
lowpass filter) of the VCO input to align the turn-on of
controller 1’s external top MOSFET to the rising edge of
the synchronizing signal. Thus, the turn-on of controller
2’s external top MOSFET is 180° out of phase to the rising
edge of the external clock source.
The VCO input voltage is prebiased to the operating frequency set by the FREQ pin before the external clock is
applied. If prebiased near the external clock frequency,
the PLL loop only needs to make slight changes to the
VCO input in order to synchronize the rising edge of the
external clock’s to the rising edge of TG1. The ability to
prebias the loop filter allows the PLL to lock-in rapidly
without deviating far from the desired frequency.
The typical capture range of the LTC3892/LTC3892-1/
LTC3892-2’s phase-locked loop is from approximately
55kHz to 1MHz, with a guarantee to be between 75kHz
16
and 850kHz. In other words, the LTC3892/LTC3892-1/
LTC3892-2’s PLL is guaranteed to lock to an external clock
source whose frequency is between 75kHz and 850kHz.
The typical input clock thresholds on the PLLIN/MODE
pin are 1.6V (rising) and 1.1V (falling). It is recommended
that the external clock source swing from ground (0V) to
at least 2.5V.
When an external clock is connected to the PLLIN/MODE
pin to synchronize the internal oscillator, the LTC3892/
LTC3892-1 operate in forced continuous mode while the
LTC3892-2 operates in discontinuous pulse skipping mode.
Output Overvoltage Protection (LTC3892/LTC3892-1,
Not On LTC3892-2)
Each channel has an overvoltage comparator that guards
against transient overshoots as well as other more serious conditions that may overvoltage the output. When
the VFB1,2 pin rises by more than 10% above its regulation point of 0.800V, the top MOSFET is turned off and
the bottom MOSFET is turned on until the overvoltage
condition is cleared.
Foldback Current (LTC3892/LTC3892-1, Not On
LTC3892-2)
When the output voltage falls to less than 70% of its
nominal level, foldback current limiting is activated, progressively lowering the peak current limit in proportion to
the severity of the overcurrent or short-circuit condition.
Foldback current limiting is disabled during the soft-start
interval (as long as the VFB1,2 voltage is keeping up with
the TRACK/SS1,2 voltage).
Current foldback limiting is intended to limit power
dissipation during overcurrent and short-circuit fault
conditions. Note that while the current foldback function does not exist on the LTC3892-2 version, it is still
inherently protected during these fault conditions. The
LTC3892/LTC3892-1/LTC3892-2’s peak current mode
control architecture constantly monitors the inductor
current and prevents current runaway under all conditions.
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
The Typical Application on the first page is a basic
LTC3892/LTC3892-1/LTC3892-2 application circuit.
LTC3892/LTC3892-1/LTC3892-2 can be configured to
use either DCR (inductor resistance) sensing or low value
resistor sensing. The choice between the two current
sensing schemes is largely a design trade-off between
cost, power consumption and accuracy. DCR sensing
is becoming popular because it saves expensive current
sensing resistors and is more power efficient, especially
in high current applications. However, current sensing
resistors provide the most accurate current limits for the
controller. Other external component selection is driven
by the load requirement, and begins with the selection of
RSENSE (if RSENSE is used) and inductor value. Next, the
power MOSFETs and Schottky diodes are selected. Finally,
input and output capacitors are selected.
SENSE+ and SENSE– Pins
The SENSE+ and SENSE– pins are the inputs to the current comparators. The common mode voltage range on
these pins is 0V to 65V (absolute maximum), enabling
the LTC3892/LTC3892-1/LTC3892-2 to regulate output
voltages up to a nominal 60V (allowing margin for tolerances and transients). The SENSE+ pin is high impedance
over the full common mode range, drawing at most ±1μA.
This high impedance allows the current comparators to
be used in inductor DCR sensing. The impedance of the
SENSE– pin changes depending on the common mode
voltage. When SENSE– is less than INTVCC – 0.5V, a
small current of less than 1μA flows out of the pin. When
SENSE– is above INTVCC + 0.5V, a higher current (≈700μA)
flows into the pin. Between INTVCC – 0.5V and INTVCC +
0.5V, the current transitions from the smaller current to
the higher current.
Filter components mutual to the sense lines should be
placed close to the LTC3892/LTC3892-1/LTC3892-2, and
the sense lines should run close together to a Kelvin connection underneath the current sense element (shown in
Figure 1). Sensing current elsewhere can effectively add
parasitic inductance and capacitance to the current sense
element, degrading the information at the sense terminals
and making the programmed current limit unpredictable.
If DCR sensing is used (Figure 2b), resistor R1 should be
TO SENSE FILTER
NEXT TO THE CONTROLLER
COUT
CURRENT FLOW
INDUCTOR OR RSENSE
38921 F03
Figure 1. Sense Lines Placement with Inductor or Sense Resistor
placed close to the switching node, to prevent noise from
coupling into sensitive small-signal nodes.
Low Value Resistor Current Sensing
A typical sensing circuit using a discrete resistor is shown
in Figure 2a. RSENSE is chosen based on the required
output current.
Each controller’s current comparator has a maximum
threshold VSENSE(MAX). For the LTC3892-1, VSENSE(MAX)
is fixed at 75mV, while for the LTC3892 and LTC3892-2,
VSENSE(MAX) is either 50mV, 75mV or 100mV, as determined by the state of the ILIM pin. The current comparator
threshold voltage sets the peak of the inductor current,
yielding a maximum average output current, IMAX, equal
to the peak value less half the peak-to-peak ripple current,
∆IL. To calculate the sense resistor value, use the equation:
RSENSE =
VSENSE(MAX)
∆I
IMAX + L
2
When using a controller in very low dropout conditions,
the maximum output current level will be reduced due to
the internal compensation required to meet stability criteria
for buck regulators operating at greater than 50% duty
factor. A curve is provided in the Typical Performance
Characteristics section to estimate this reduction in peak
inductor current depending upon the operating duty factor.
Inductor DCR Sensing
For applications requiring the highest possible efficiency
at high load currents, the LTC3892/LTC3892-1/LTC3892-2
is capable of sensing the voltage drop across the inductor DCR, as shown in Figure 2b. The DCR of the inductor
represents the small amount of DC winding resistance of
38921fc
For more information www.linear.com/LTC3892
17
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
VIN1,2
BOOST
LTC3892/ TG
LTC3892-1/
LTC3892-2 SW
RSENSE
VOUT1,2
BG
always the same and varies with temperature; consult
the manufacturers’ data sheets for detailed information.
Using the inductor ripple current value from the Inductor
Value Calculation section, the target sense resistor value is:
RSENSE(EQUIV) =
SENSE1,2+
CAP
PLACED NEAR SENSE PINS
SENSE1,2–
To ensure that the application will deliver full load current
over the full operating temperature range, choose the
minimum value for VSENSE(MAX) in the Electrical Characteristics table.
GND
38921 F04a
(2a) Using a Resistor to Sense Current
VIN1,2
BOOST
INDUCTOR
LTC3892/
TG
LTC3892-1/
LTC3892-2
SW
L
DCR
VOUT1,2
R1
C1*
R2
SENSE1,2–
GND
*PLACE C1 NEAR SENSE PINS
(R1||R2) • C1 = L/DCR
RSENSE(EQ) = DCR(R2/(R1+R2))
38921 F04b
(2b) Using the Inductor DCR to Sense Current
Figure 2. Current Sensing Methods
the copper, which can be less than 1mΩ for today’s low
value, high current inductors. In a high current application
requiring such an inductor, power loss through a sense
resistor would cost several points of efficiency compared
to inductor DCR sensing.
If the external (R1||R2) • C1 time constant is chosen to be
exactly equal to the L/DCR time constant, the voltage drop
across the external capacitor is equal to the drop across
the inductor DCR multiplied by R2/(R1 + R2). R2 scales the
voltage across the sense terminals for applications where
the DCR is greater than the target sense resistor value.
To properly dimension the external filter components, the
DCR of the inductor must be known. It can be measured
using a good RLC meter, but the DCR tolerance is not
18
Next, determine the DCR of the inductor. When provided,
use the manufacturer’s maximum value, usually given at
20°C. Increase this value to account for the temperature
coefficient of copper resistance, which is approximately
0.4%/°C. A conservative value for TL(MAX) is 100°C.
To scale the maximum inductor DCR to the desired sense
resistor value (RD), use the divider ratio:
BG
SENSE1,2+
VSENSE(MAX)
∆I
IMAX + L
2
RD =
RSENSE(EQUIV)
DCRMAX at TL(MAX)
C1 is usually selected to be in the range of 0.1μF to 0.47μF.
This forces R1|| R2 to around 2k, reducing error that might
have been caused by the SENSE+ pin’s ±1μA current.
The equivalent resistance R1||R2 is scaled to the room
temperature inductance and maximum DCR:
L
R1R2 =
(DCR at 20°C)•C1
The sense resistor values are:
R1R2
R1•RD
R1=
; R2 =
RD
1−RD
The maximum power loss in R1 is related to duty cycle,
and will occur in continuous mode at the maximum input
voltage:
PLOSS R1=
( VIN(MAX) − VOUT ) • VOUT
R1
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
Ensure that R1 has a power rating higher than this value.
If high efficiency is necessary at light loads, consider this
power loss when deciding whether to use DCR sensing or
sense resistors. Light load power loss can be modestly
higher with a DCR network than with a sense resistor,
due to the extra switching losses incurred through R1.
However, DCR sensing eliminates a sense resistor, reduces
conduction losses and provides higher efficiency at heavy
loads. Peak efficiency is about the same with either method.
Inductor Value Calculation
The operating frequency and inductor selection are interrelated in that higher operating frequencies allow the use
of smaller inductor and capacitor values. So why would
anyone ever choose to operate at lower frequencies with
larger components? The answer is efficiency. A higher
frequency generally results in lower efficiency because of
MOSFET switching and gate charge losses. In addition to
this basic trade-off, the effect of inductor value on ripple
current and low current operation must also be considered.
The inductor value has a direct effect on ripple current. The
inductor ripple current, ∆IL, decreases with higher inductance or higher frequency and increases with higher VIN:
V
1
∆IL =
VOUT 1− OUT
VIN
( f ) (L )
Accepting larger values of ∆IL allows the use of low
inductances, but results in higher output voltage ripple
and greater core losses. A reasonable starting point for
setting ripple current is ∆IL = 0.3(IMAX). The maximum
∆IL occurs at the maximum input voltage.
The inductor value also has secondary effects. The transition to Burst Mode operation begins when the average
inductor current required results in a peak current below
25% of the current limit determined by RSENSE. Lower
inductor values (higher ∆IL) will cause this to occur at
lower load currents, which can cause a dip in efficiency in
the upper range of low current operation. In Burst Mode
operation, lower inductance values will cause the burst
frequency to decrease.
Inductor Core Selection
Once the value for L is known, the type of inductor must
be selected. Core loss is independent of core size for a
fixed inductor value, but it is very dependent on inductance
value selected. As inductance increases, core losses go
down. Unfortunately, increased inductance requires more
turns of wire and therefore copper losses will increase.
Ferrite designs have very low core loss and are preferred
for high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite
core material saturates hard, which means that inductance collapses abruptly when the peak design current is
exceeded. This results in an abrupt increase in inductor
ripple current and consequent output voltage ripple. Do
not allow the core to saturate!
Power MOSFET and Schottky Diode
(Optional) Selection
Two external power MOSFETs must be selected for each
controller in the LTC3892/LTC3892-1/LTC3892-2: one
N-channel MOSFET for the top (main) switch and one
N-channel MOSFET for the bottom (synchronous) switch.
The peak-to-peak drive levels are set by the DRVCC voltage. This voltage can range from 5V to 10V depending
on configuration of the DRVSET pin. Therefore, both
logic-level and standard-level threshold MOSFETs can be
used in most applications depending on the programmed
DRVCC voltage. Different UVLO thresholds appropriate
for logic-level or standard-level threshold MOSFETs can
be selected by the DRVUV pin. Pay close attention to the
BVDSS specification for the MOSFETs as well.
The LTC3892/LTC3892-1/LTC3892-2’s unique ability to
adjust the gate drive level between 5V to 10V (OPTI-DRIVE)
allows an application circuit to be precisely optimized
for efficiency. When adjusting the gate drive level, the
final arbiter is the total input current for the regulator. If
a change is made and the input current decreases, then
the efficiency has improved. If there is no change in input
current, then there is no change in efficiency.
Selection criteria for the power MOSFETs include the
on-resistance RDS(ON), Miller capacitance CMILLER, input
38921fc
For more information www.linear.com/LTC3892
19
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
voltage and maximum output current. Miller capacitance,
CMILLER, can be approximated from the gate charge curve
usually provided on the MOSFET manufacturers’ data
sheet. CMILLER is equal to the increase in gate charge
along the horizontal axis while the curve is approximately
flat divided by the specified change in VDS. This result is
then multiplied by the ratio of the application applied VDS
to the gate charge curve specified VDS. When the IC is
operating in continuous mode the duty cycles for the top
and bottom MOSFETs are given by:
Main Switch Duty Cycle =
VOUT
VIN
Synchronous Switch Duty Cycle =
VIN − VOUT
VIN
The MOSFET power dissipations at maximum output
current are given by:
2
VOUT
IOUT(MAX) (1+δ ) RDS(ON) +
VIN
IOUT(MAX)
(R )(C
(VIN )2
DR MILLER )•
2
1
1
+
V
(f)
DRVCC − VTHMIN VTHMIN
2
V −V
PSYNC = IN OUT IOUT(MAX) (1+δ ) RDS(ON)
VIN
PMAIN =
(
)
(
)
where δ is the temperature dependency of RDS(ON) and
RDR (approximately 2Ω) is the effective driver resistance
at the MOSFET’s Miller threshold voltage. VTHMIN is the
typical MOSFET minimum threshold voltage.
Both MOSFETs have I2R losses while the main N-channel
equations include an additional term for transition losses,
which are highest at high input voltages. For VIN < 20V
the high current efficiency generally improves with larger
MOSFETs, while for VIN > 20V the transition losses rapidly
increase to the point that the use of a higher RDS(ON) device
with lower CMILLER actually provides higher efficiency. The
synchronous MOSFET losses are greatest at high input
voltage when the top switch duty factor is low or during
20
a short-circuit when the synchronous switch is on close
to 100% of the period.
The term (1 + δ) is generally given for a MOSFET in the
form of a normalized RDS(ON) vs Temperature curve, but
δ = 0.005/°C can be used as an approximation for low
voltage MOSFETs.
Optional Schottky diodes placed across the synchronous
MOSFET conduct during the dead-time between the conduction of the two power MOSFETs. This prevents the
body diode of the synchronous MOSFET from turning
on, storing charge during the dead-time and requiring a
reverse recovery period that could cost as much as 3%
in efficiency at high VIN. A 1A to 3A Schottky is generally
a good compromise for both regions of operation due to
the relatively small average current. Larger diodes result
in additional transition losses due to their larger junction
capacitance.
CIN and COUT Selection
The selection of CIN is simplified by the 2-phase architecture and its impact on the worst-case RMS current drawn
through the input network (battery/fuse/capacitor). It can be
shown that the worst-case capacitor RMS current occurs
when only one controller is operating. The controller with
the highest (VOUT)(IOUT) product needs to be used in the
formula shown in Equation 1 to determine the maximum
RMS capacitor current requirement. Increasing the output current drawn from the other controller will actually
decrease the input RMS ripple current from its maximum
value. The opt-of-phase technique typically reduces the
input capacitor’s RMS ripple current by a factor of 30%
to 70% when compared to a single phase power supply
solution.
In continuous mode, the source current of the top MOSFET
is a square wave of duty cycle (VOUT)/(VIN). To prevent
large voltage transients, a low ESR capacitor sized for the
maximum RMS current of one channel must be used. The
maximum RMS capacitor current is given by:
CIN Required IRMS ≈
1/2
IMAX
( VOUT ) ( VIN − VOUT ) (1)
VIN
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
This formula has a maximum at VIN = 2VOUT, where IRMS
= IOUT/2. This simple worst-case condition is commonly
used for design because even significant deviations do not
offer much relief. Note that capacitor manufacturers’ ripple
current ratings are often based on only 2000 hours of life.
This makes it advisable to further derate the capacitor, or
to choose a capacitor rated at a higher temperature than
required. Several capacitors may be paralleled to meet
size or height requirements in the design. Due to the
high operating frequency of the LTC3892/LTC3892-1/
LTC3892-2, ceramic capacitors can also be used for CIN.
Always consult the manufacturer if there is any question.
The benefit of the LTC3892/LTC3892-1/LTC3892-2
2-phase operation can be calculated by using Equation 1
for the higher power controller and then calculating the
loss that would have resulted if both controller channels
switched on at the same time. The total RMS power lost
is lower when both controllers are operating due to the
reduced overlap of current pulses required through the
input capacitor’s ESR. This is why the input capacitor’s
requirement calculated above for the worst-case controller
is adequate for the dual controller design. Also, the input
protection fuse resistance, battery resistance, and PC
board trace resistance losses are also reduced due to the
reduced peak currents in a 2-phase system. The overall
benefit of a multiphase design will only be fully realized
when the source impedance of the power supply/battery
is included in the efficiency testing. The drains of the top
MOSFETs should be placed within 1cm of each other and
share a common CIN(s). Separating the drains and CIN may
produce undesirable voltage and current resonances at VIN.
A small (0.1μF to 1μF) bypass capacitor between the chip
VIN pin and ground, placed close to the LTC3892/LTC38921/LTC3892-2, is also suggested. A 2.2Ω to 10Ω resistor
placed between CIN (C1) and the VIN pin provides further
isolation, but is not required.
The selection of COUT is driven by the effective series
resistance (ESR). Typically, once the ESR requirement
is satisfied, the capacitance is adequate for filtering. The
output ripple (∆VOUT) is approximated by:
1
∆VOUT ≈ ∆IL ESR +
8
•
f
•C
OUT
where f is the operating frequency, COUT is the output
capacitance and ∆IL is the ripple current in the inductor.
The output ripple is highest at maximum input voltage
since ∆IL increases with input voltage.
Setting Output Voltage
The LTC3892/LTC3892-1/LTC3892-2 output voltages are
set by an external feedback resistor divider carefully placed
across the output, as shown in Figure 3a. The regulated
output voltage is determined by:
R
VOUT = 0.8V 1+ B
RA
To improve the frequency response, a feedforward capacitor, CFF, may be used. Great care should be taken to
route the VFB line away from noise sources, such as the
inductor or the SW line.
For the LTC3892 and LTC3892-2, channel 1 has the
option to be programmed to a fixed 5V or 3.3V output
through control of the VPRG1 pin (not available on the
LTC3892-1). Figure 3b shows how the VFB1 pin is used
to sense the output voltage in fixed output mode. Tying
VPRG1 to INTVCC or GND programs VOUT1 to 5V or 3.3V,
respectively. Floating VPRG1 sets VOUT1 to adjustable
output mode using external resistors.
VOUT
1/2 LTC3892/
LTC3892-1/
LTC3892-2
RB
CFF
VFB
RA
38921 F05a
(3a) Setting Adjustable Output Voltage
LTC3892/
LTC3892-2
INTVCC/GND
VPRG1 VFB1
VOUT1
5V/3.3V
COUT
38921 F05b
(3b) Setting CH1 (LTC3892) to Fixed 5V/3.3V Voltage
Figure 3. Setting Buck Output Voltage
38921fc
For more information www.linear.com/LTC3892
21
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
RUN Pins
Tracking and Soft-Start (TRACK/SS1, TRACK/SS2 Pins)
The LTC3892/LTC3892-1/LTC3892-2 is enabled using
the RUN1 and RUN2 pins. The RUN pins have a rising
threshold of 1.275V with 75mV of hysteresis. Pulling a RUN
pin below 1.2V shuts down the main control loop for that
channel. Pulling both RUN pins below 0.7V disables the
controllers and most internal circuits, including the DRVCC
and INTVCC LDOs. In this state, the LTC3892/LTC3892-1/
LTC3892-2 draws only 3.6µA of quiescent current.
The start-up of each VOUT is controlled by the voltage on
the TRACK/SS pin (TRACK/SS1 for channel 1, TRACK/SS2
for channel 2). When the voltage on the TRACK/SS pin
is less than the internal 0.8V reference, the LTC3892/
LTC3892-1/LTC3892-2 regulates the VFB pin voltage to
the voltage on the TRACK/SS pin instead of the internal
reference. The TRACK/SS pin can be used to program
an external soft-start function or to allow VOUT to track
another supply during start-up.
Releasing a RUN pin allows a small 150nA internal current
to pull up the pin to enable that controller. Because of
condensation or other small board leakage pulling the pin
down, it is recommended the RUN pins be externally pulled
up or driven directly by logic. Each RUN pin can tolerate
up to 65V (absolute maximum), so it can be conveniently
tied to VIN in always-on applications where one or more
controllers are enabled continuously and never shut down.
The RUN pins can be implemented as a UVLO by connecting them to the output of an external resistor divider
network off VIN, as shown in Figure 4.
1/2 LTC3892/
LTC3892-1/
LTC3892-2
Soft-start is enabled by simply connecting a capacitor
from the TRACK/SS pin to ground, as shown in Figure 5.
An internal 10μA current source charges the capacitor,
providing a linear ramping voltage at the TRACK/SS pin. The
LTC3892/LTC3892-1/LTC3892-2 will regulate its feedback
voltage (and hence VOUT) according to the voltage on the
TRACK/SS pin, allowing VOUT to rise smoothly from 0V
to its final regulated value. The total soft-start time will be
approximately:
VIN
tSS = CSS •
0.8V
10µA
1/2 LTC3892/
LTC3892/
LTC3892-2
RB
RUN
RA
CSS
3892 F04
Figure 4. Using the RUN Pins as a UVLO
The rising and falling UVLO thresholds are calculated using
the RUN pin thresholds and pull-up current:
TRACK/SS
GND
38921 F06
Figure 5. Using the TRACK/SS Pin to Program Soft-Start
R
VUVLO(RISING) = 1.275V 1+ B – 150nA • RB
RA
R
VUVLO(FALLING) = 1.20V 1+ B – 150nA • RB
RA
22
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
Alternatively, the TRACK/SS1 and TRACK/SS2 pins can
be used to track two (or more) supplies during start-up,
as shown qualitatively in Figures 6a and 6b. To do this, a
resistor divider should be connected from the master supply (VX) to the TRACK/SS pin of the slave supply (VOUT),
as shown in Figure 7. During start-up VOUT will track VX
according to the ratio set by the resistor divider:
VOUT
RB
VFB
RA
VX
RTRACKB
1/2 LTC3892/
LTC3892-1/
LTC3892-2
TRACK/SS
R
+R
VX
RA
=
• TRACKA TRACKB
VOUT R TRACKA
R A +RB
RTRACKA
For coincident tracking (VOUT = VX during start-up),
RA = RTRACKA
38921 F08
Figure 7. Using the TRACK/SS Pin for Tracking
DRVCC and INTVCC Regulators and EXTVCC
(OPTI-DRIVE)
RB = RTRACKB
OUTPUT (VOUT)
VX(MASTER)
VOUT(SLAVE)
TIME
38921 F07a
(6a) Coincident Tracking
OUTPUT (VOUT)
VX(MASTER)
VOUT(SLAVE)
TIME
38921 F07b
(6b) Ratiometric Tracking
Figure 6. Two Different Modes of Output Voltage Tracking
The LTC3892/LTC3892-1/LTC3892-2 features two separate
internal P-channel low dropout linear regulators (LDO) that
supply power at the DRVCC pin from either the VIN supply
pin or the EXTVCC pin depending on the connections of
the EXTVCC, DRVSET, and DRVUV pins. A third P-channel
LDO supplies power at the INTVCC pin from the DRVCC pin.
DRVCC powers the gate drivers whereas INTVCC powers
much of the LTC3892/LTC3892-1/LTC3892-2’s internal
circuitry. The VIN LDO and the EXTVCC LDO regulate DRVCC
between 5V to 10V, depending on how the DRVSET pin
is set. Each of these LDOs can supply a peak current of
at least 50mA and must be bypassed to ground with a
minimum of 4.7μF ceramic capacitor. Good bypassing is
needed to supply the high transient currents required by
the MOSFET gate drivers and to prevent interaction between
the channels. The INTVCC supply must be bypassed with
a 0.1μF ceramic capacitor.
The DRVSET pin programs the DRVCC supply voltage and
the DRVUV pin selects different DRVCC UVLO and EXTVCC
switchover threshold voltages. Table 2a summarizes the
different DRVSET pin configurations along with the voltage settings that go with each configuration. Table 2b
summarizes the different DRVUV pin settings. Tying the
38921fc
For more information www.linear.com/LTC3892
23
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
DRVSET pin to INTVCC programs DRVCC to 10V. Tying the
DRVSET pin to GND programs DRVCC to 6V. By placing
a 50k to 100k resistor between DRVSET and GND the
DRVCC voltage can be programmed between 5V to 10V,
as shown in Figure 8.
Table 2a
DRVSET PIN
DRVCC VOLTAGE
IC in this case is highest and is equal to VIN • IDRVCC. The
gate charge current is dependent on operating frequency
as discussed in the Efficiency Considerations section.
The junction temperature can be estimated by using the
equations given in Note 2 of the Electrical Characteristics.
For example, using the LTC3892 in the QFN package, the
DRVCC current is limited to less than 31mA from a 40V
supply when not using the EXTVCC supply at a 70°C ambient temperature:
GND
6V
INTVCC
10V
Resistor to GND 50k to 100k
5V to 10V
TJ = 70°C + (31mA)(40V)(44°C/W) = 125°C
DRVUV PIN
DRVCC UVLO
RISING / FALLING
THRESHOLDS
EXTVCC SWITCHOVER
RISING / FALLING
THRESHOLD
To prevent the maximum junction temperature from being
exceeded, the VIN supply current must be checked while
operating in forced continuous mode (PLLIN/MODE =
INTVCC) at maximum VIN.
GND
4.0V / 3.8V
4.7V / 4.45V
INTVCC
7.5V / 6.7V
7.7V / 7.45V
Table 2b
11
DRVCC VOLTAGE (V)
10
9
8
7
6
5
4
50 55 60 65 70 75 80 85 90 95 100
DRVSET PIN RESISTOR (kΩ)
38921 F09
Figure 8. Relationship Between DRVCC Voltage
and Resistor Value at DRVSET Pin
High input voltage applications in which large MOSFETs are
being driven at high frequencies may cause the maximum
junction temperature rating for the LTC3892/LTC3892-1/
LTC3892-2 to be exceeded. The DRVCC current, which is
dominated by the gate charge current, may be supplied by
either the VIN LDO or the EXTVCC LDO. When the voltage
on the EXTVCC pin is less than its switchover threshold
(4.7V or 7.7V as determined by the DRVUV pin described
above), the VIN LDO is enabled. Power dissipation for the
24
When the voltage applied to EXTVCC rises above its
switchover threshold, the VIN LDO is turned off and the
EXTVCC LDO is enabled. The EXTVCC LDO remains on as
long as the voltage applied to EXTVCC remains above the
switchover threshold minus the comparator hysteresis.
The EXTVCC LDO attempts to regulate the DRVCC voltage
to the voltage as programmed by the DRVSET pin, so while
EXTVCC is less than this voltage, the LDO is in dropout
and the DRVCC voltage is approximately equal to EXTVCC.
When EXTVCC is greater than the programmed voltage,
up to an absolute maximum of 14V, DRVCC is regulated
to the programmed voltage.
Using the EXTVCC LDO allows the MOSFET driver and
control power to be derived from one of the LTC3892/
LTC3892-1/LTC3892-2’s switching regulator outputs
(4.7V/7.7V ≤ VOUT ≤ 14V) during normal operation and
from the VIN LDO when the output is out of regulation (e.g.,
start-up, short circuit). If more current is required through
the EXTVCC LDO than is specified, an external Schottky
diode can be added between the EXTVCC and DRVCC pins.
In this case, do not apply more than 10V to the EXTVCC
pin and make sure that EXTVCC ≤ VIN.
Significant efficiency and thermal gains can be realized
by powering DRVCC from the output, since the VIN current resulting from the driver and control currents will be
scaled by a factor of (Duty Cycle)/(Switcher Efficiency).
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
For 5V to 14V regulator outputs, this means connecting
the EXTVCC pin directly to VOUT. Tying the EXTVCC pin to
an 8.5V supply reduces the junction temperature in the
previous example from 125°C to:
TJ = 70°C + (31mA)(8.5V)(44°C/W) = 82°C
However, for 3.3V and other low voltage outputs, additional
circuitry is required to derive DRVCC power from the output.
The following list summarizes the four possible connections for EXTVCC:
1. EXTVCC grounded. This will cause DRVCC to be
powered from the internal VIN regulator resulting in
increased power dissipation in the LTC3892/LTC3892-1/
LTC3892-2 at high input voltages.
2. EXTVCC connected directly to VOUT. This is the normal
connection for a 5V to 14V regulator and provides the
highest efficiency.
3. EXTVCC connected to an external supply. If an external
supply is available in the 5V to 14V range, it may be used to
power EXTVCC providing it is compatible with the MOSFET
gate drive requirements. Ensure that EXTVCC < VIN.
4. EXTVCC connected to an output-derived boost network.
For 3.3V and other low voltage regulators, efficiency
gains can still be realized by connecting EXTVCC to an
output-derived voltage that has been boosted to greater
than 4.7V/7.7V.
Topside MOSFET Driver Supply (CB)
External bootstrap capacitors, CB, connected to the
BOOST pins supply the gate drive voltage for the topside
MOSFET. The LTC3892/LTC3892-1/LTC3892-2 features
an internal switch between DRVCC and the BOOST pin
for each controller. These internal switches eliminate the
need for external bootstrap diodes between DRVCC and
BOOST. Capacitor CB in the Functional Diagram is charged
through this internal switch from DRVCC when the SW
pin is low. When the topside MOSFET is to be turned on,
the driver places the CB voltage across the gate-source
of the MOSFET. This enhances the top MOSFET switch
and turns it on. The switch node voltage, SW, rises to VIN
and the BOOST pin follows. With the topside MOSFET on,
the boost voltage is above the input supply: VBOOST = VIN
+ VDRVCC. The value of the boost capacitor, CB, needs to
be 100 times that of the total input capacitance of the
topside MOSFET(s).
Fault Conditions: Current Limit and
Current Foldback
The LTC3892/LTC3892-1 (not the LTC3892-2) includes
current foldback to help limit load current when an output
is shorted to ground. If the output voltage falls below
70% of its nominal output level, then the maximum sense
voltage is progressively lowered from 100% to 40% of its
maximum selected value.
Under short-circuit conditions with very low duty cycles,
the channel will begin cycle skipping in order to limit
the short-circuit current. In this situation the bottom
MOSFET will be dissipating most of the power but less
than in normal operation. The short-circuit ripple current
is determined by the minimum on-time, tON(MIN), of the
LTC3892/LTC3892-1/LTC3892-2 (≈80ns), the input voltage
and inductor value:
V
∆IL(SC) = tON(MIN) IN
L
The resulting average short-circuit current is:
1
ISC = 40% •ILIM(MAX) − ∆IL(SC) (LTC3892/LTC3892-1)
2
1
ISC =ILIM(MAX) − ∆IL(SC) (LTC3892-2)
2
Fault Conditions: Overvoltage Protection (Crowbar)
(LTC3892/LTC3892-1; not on LTC3892-2)
The overvoltage crowbar is designed to blow a system
input fuse when the output voltage of the regulator rises
much higher than nominal levels. The crowbar causes huge
currents to flow, that blow the fuse to protect against a
shorted top MOSFET if the short occurs while the controller
is operating.
A comparator monitors the output for overvoltage conditions. The comparator detects faults greater than 10%
38921fc
For more information www.linear.com/LTC3892
25
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
A shorted top MOSFET will result in a high current condition
which will open the system fuse. The switching regulator
will regulate properly with a leaky top MOSFET by altering
the duty cycle to accommodate the leakage.
Fault Conditions: Overtemperature Protection
At higher temperatures, or in cases where the internal power
dissipation causes excessive self heating on chip (such as
DRVCC short to ground), the overtemperature shutdown circuitry will shut down the LTC3892/LTC3892-1/LTC3892-2.
When the junction temperature exceeds approximately
175°C, the overtemperature circuitry disables the DRVCC
LDO, causing the DRVCC supply to collapse and effectively
shutting down the entire LTC3892/LTC3892-1/LTC3892-2
chip. Once the junction temperature drops back to the approximately 155°C, the DRVCC LDO turns back on. Longterm overstress (TJ > 125°C) should be avoided as it can
degrade the performance or shorten the life of the part.
Phase-Locked Loop and Frequency Synchronization
The LTC3892/LTC3892-1/LTC3892-2 has an internal
phase-locked loop (PLL) comprised of a phase frequency
detector, a lowpass filter, and a voltage-controlled oscillator (VCO). This allows the turn-on of the top MOSFET of
controller 1 to be locked to the rising edge of an external
clock signal applied to the PLLIN/MODE pin. The turn-on
of controller 2’s top MOSFET is thus 180° out of phase
with the external clock. The phase detector is an edge
sensitive digital type that provides zero degrees phase shift
between the external and internal oscillators. This type of
phase detector does not exhibit false lock to harmonics
of the external clock.
If the external clock frequency is greater than the internal
oscillator’s frequency, fOSC, then current is sourced continuously from the phase detector output, pulling up the VCO
input. When the external clock frequency is less than fOSC,
current is sunk continuously, pulling down the VCO input.
26
If the external and internal frequencies are the same but
exhibit a phase difference, the current sources turn on for
an amount of time corresponding to the phase difference.
The voltage at the VCO input is adjusted until the phase
and frequency of the internal and external oscillators are
identical. At the stable operating point, the phase detector
output is high impedance and the internal filter capacitor,
CLP, holds the voltage at the VCO input.
Note that the LTC3892/LTC3892-1/LTC3892-2 can only
be synchronized to an external clock whose frequency is
within range of the LTC3892/LTC3892-1/LTC3892-2’s
internal VCO, which is nominally 55kHz to 1MHz. This is
guaranteed to be between 75kHz and 850kHz. Typically,
the external clock (on the PLLIN/MODE pin) input high
threshold is 1.6V, while the input low threshold is 1.1V.
The LTC3892/LTC3892-1/LTC3892-2 is guaranteed to
synchronize to an external clock that swings up to at least
2.5V and down to 0.5V or less.
Rapid phase locking can be achieved by using the FREQ
pin to set a free-running frequency near the desired
synchronization frequency. The VCO’s input voltage is
prebiased at a frequency corresponding to the frequency
set by the FREQ pin. Once prebiased, the PLL only needs
to adjust the frequency slightly to achieve phase lock and
synchronization. Although it is not required that the freerunning frequency be near the external clock frequency,
doing so will prevent the operating frequency from passing
through a large range of frequencies as the PLL locks.
1000
900
800
FREQUENCY (kHz)
above the nominal output voltage. When this condition
is sensed, the top MOSFET is turned off and the bottom
MOSFET is turned on until the overvoltage condition is
cleared. The bottom MOSFET remains on continuously for
as long as the overvoltage condition persists; if VOUT returns
to a safe level, normal operation automatically resumes.
700
600
500
400
300
200
100
0
15 25 35 45 55 65 75 85 95 105 115 125
FREQ PIN RESISTOR (kΩ)
38921 F10
Figure 9. Relationship Between Oscillator
Frequency and Resistor Value at the FREQ Pin
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
Table 3 summarizes the different states in which the FREQ
pin can be used. When synchronized to an external clock,
the LTC3892/LTC3892-1/LTC3892-2 operates in forced
continuous mode at light loads.
Table 3
FREQ PIN
PLLIN/MODE PIN
FREQUENCY
0V
DC Voltage
350kHz
INTVCC
DC Voltage
535kHz
Resistor to GND
DC Voltage
50kHz to 900kHz
Any of the Above
External Clock
75kHz to 850kHz
Phase Locked to
External Clock
Minimum On-Time Considerations
Minimum on-time, tON(MIN), is the smallest time duration
that the LTC3892/LTC3892-1/LTC3892-2 is capable of
turning on the top MOSFET. It is determined by internal
timing delays and the gate charge required to turn on the
top MOSFET. Low duty cycle applications may approach
this minimum on-time limit and care should be taken to
ensure that:
tON(MIN) <
VOUT
VIN (f)
If the duty cycle falls below what can be accommodated
by the minimum on-time, the controller will begin to skip
cycles. The output voltage will continue to be regulated,
but the ripple voltage and current will increase.
The minimum on-time for the LTC3892/LTC3892-1/
LTC3892-2 is approximately 80ns. However, as the peak
sense voltage decreases, the minimum on-time gradually
increases up to about 130ns. This is of particular concern
in forced continuous applications with low ripple current
at light loads. If the duty cycle drops below the minimum
on-time limit in this situation, a significant amount of cycle
skipping can occur with correspondingly larger current
and voltage ripple.
Efficiency Considerations
The percent efficiency of a switching regulator is equal to
the output power divided by the input power times 100%.
It is often useful to analyze individual losses to determine
what is limiting the efficiency and which change would
produce the most improvement. Percent efficiency can
be expressed as:
%Efficiency = 100% – (L1 + L2 + L3 + ...)
where L1, L2, etc. are the individual losses as a percentage of input power.
Although all dissipative elements in the circuit produce
losses, four main sources usually account for most of the
losses in LTC3892/LTC3892-1/LTC3892-2 circuits: 1) IC
VIN current, 2) DRVCC regulator current, 3) I2R losses, 4)
Topside MOSFET transition losses.
1. The VIN current is the DC supply current given in the
Electrical Characteristics table, which excludes MOSFET
driver and control currents. VIN current typically results
in a small (1μF) supply bypass capacitors. The
discharged bypass capacitors are effectively put in parallel
with COUT, causing a rapid drop in VOUT. No regulator can
alter its delivery of current quickly enough to prevent this
sudden step change in output voltage if the load switch
resistance is low and it is driven quickly. If the ratio of
CLOAD to COUT is greater than 1:50, the switch rise-time
should be controlled so that the load rise-time is limited
to approximately 25 • CLOAD. Thus a 10μF capacitor would
require a 250μs rise time, limiting the charging current
to about 200mA.
Design Example
As a design example for one channel, assume VIN = 12V
(nominal), VIN = 22V (maximum), VOUT = 3.3V, IMAX =
5A, VSENSE(MAX) = 75mV and f = 350kHz. The inductance
value is chosen first based on a 30% ripple current assumption. The highest value of ripple current occurs at
the maximum input voltage. Tie the FREQ pin to GND,
generating 350kHz operation. The minimum inductance
for 30% ripple current is:
VOUT
VOUT
∆IL =
1−
( f ) (L ) VIN(NOM)
A 4.7μH inductor will produce 29% ripple current. The
peak inductor current will be the maximum DC value plus
one half the ripple current, or 5.73A. Increasing the ripple
current will also help ensure that the minimum on-time
of 80ns is not violated. The minimum on-time occurs at
maximum VIN:
tON(MIN) =
VOUT
VIN(MAX) ( f )
=
3.3V
= 429ns
22V ( 350kHz )
The equivalent RSENSE resistor value can be calculated by
using the minimum value for the maximum current sense
threshold (66mV):
RSENSE ≤
66mV
≈ 0.01Ω
5.73A
Choosing 1% resistors: RA = 25k and RB = 78.7k yields
an output voltage of 3.32V.
The power dissipation on the topside MOSFET can be easily
estimated. Choosing a Fairchild FDS6982S dual MOSFET
results in: RDS(ON) = 0.035Ω/0.022Ω, CMILLER = 215pF.
At maximum input voltage with T(estimated) = 50°C:
PMAIN =
3.3V
(5A )2 1+ (0.005) (50°C− 25°C)
22V
5A
(0.035Ω) + (22V )2 (2.5Ω) (215pF ) •
2
1
1
6V − 2.3V + 2.3V ( 350kHz ) = 308mW
A short-circuit to ground will result in a folded back current of:
ISC =
34mV 1 80ns ( 22V )
−
= 3.21A
0.01Ω 2 4.7µH
with a typical value of RDS(ON) and δ = (0.005/°C)(25°C)
= 0.125. The resulting power dissipated in the bottom
MOSFET is:
PSYNC = (3.21A)2 (1.125) (0.022Ω) = 255mW
which is less than under full-load conditions.
CIN is chosen for an RMS current rating of at least 3A at
temperature assuming only this channel is on. COUT is
chosen with an ESR of 0.02Ω for low output ripple. The
output ripple in continuous mode will be highest at the
maximum input voltage. The output voltage ripple due to
ESR is approximately:
VO(RIPPLE) = RESR (∆IL) = 0.02Ω (1.45A) = 29mVP-P
PC Board Layout Checklist
When laying out the printed circuit board, the following
checklist should be used to ensure proper operation of the
IC. Figure 10 illustrates the current waveforms present in
the various branches of the 2-phase synchronous buck
regulators operating in the continuous mode. Check the
following in your layout:
1. Are the top N-channel MOSFETs MTOP1 and MTOP2
located within 1cm of each other with a common drain
connection at CIN? Do not attempt to split the input
decoupling for the two channels as it can cause a large
resonant loop.
38921fc
For more information www.linear.com/LTC3892
29
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
SW1
L1
RSENSE1
VOUT1
COUT1
RL1
VIN
RIN
CIN
SW2
L2
RSENSE2
VOUT2
COUT2
BOLD LINES INDICATE
HIGH SWITCHING
CURRENT. KEEP LINES
TO A MINIMUM LENGTH.
RL2
38921 F11
Figure 10. Branch Current Waveforms
2. Are the signal and power grounds kept separate? The
combined IC signal ground pin and the ground return
of CDRVCC must return to the combined COUT (–) terminals. The path formed by the top N-channel MOSFET,
Schottky diode and the CIN capacitor should have short
leads and PC trace lengths. The output capacitor (–)
terminals should be connected as close as possible
to the (–) terminals of the input capacitor by placing
the capacitors next to each other and away from the
Schottky loop described above.
3. Does the LTC3892/LTC3892-1/LTC3892-2 VFB pin’s
resistive divider connect to the (+) terminal of COUT?
The resistive divider must be connected between the
(+) terminal of COUT and signal ground. The feedback
30
resistor connections should not be along the high current input feeds from the input capacitor(s).
4. Are the SENSE– and SENSE+ leads routed together with
minimum PC trace spacing? The filter capacitor between
SENSE+ and SENSE– should be as close as possible
to the IC. Ensure accurate current sensing with Kelvin
connections at the SENSE resistor.
5. Is the DRVCC and decoupling capacitor connected close
to the IC, between the DRVCC and the ground pin? This
capacitor carries the MOSFET drivers’ current peaks.
6. Keep the switching nodes (SW1, SW2), top gate (TG1,
TG2), and boost nodes (BOOST1, BOOST2) away from
sensitive small-signal nodes, especially from the op38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
APPLICATIONS INFORMATION
posites channel’s voltage and current sensing feedback
pins. All of these nodes have very large and fast moving
signals and therefore should be kept on the output side
of the LTC3892/LTC3892-1/LTC3892-2 and occupy
minimum PC trace area.
7. Use a modified star ground technique: a low impedance,
large copper area central grounding point on the same
side of the PC board as the input and output capacitors
with tie-ins for the bottom of the DRVCC decoupling
capacitor, the bottom of the voltage feedback resistive
divider and the GND pin of the IC.
PC Board Layout Debugging
Start with one controller at a time. It is helpful to use a
DC-50MHz current probe to monitor the current in the
inductor while testing the circuit. Monitor the output
switching node (SW pin) to synchronize the oscilloscope
to the internal oscillator and probe the actual output voltage
as well. Check for proper performance over the operating
voltage and current range expected in the application. The
frequency of operation should be maintained over the input
voltage range down to dropout and until the output load
drops below the low current operation threshold—typically 25% of the maximum designed current level in Burst
Mode operation.
The duty cycle percentage should be maintained from cycle
to cycle in a well-designed, low noise PCB implementation.
Variation in the duty cycle at a subharmonic rate can suggest noise pickup at the current or voltage sensing inputs
or inadequate loop compensation. Overcompensation of
the loop can be used to tame a poor PC layout if regulator
bandwidth optimization is not required. Only after each
controller is checked for its individual performance should
both should multiple controllers be turned on at the same
time. A particularly difficult region of operation is when
one channel is nearing its current comparator trip point
when the other channel is turning on its top MOSFET. This
occurs around 50% duty cycle on either channel due to
the phasing of the internal clocks and may cause minor
duty cycle jitter.
Reduce VIN from its nominal level to verify operation of
the regulator in dropout. Check the operation of the undervoltage lockout circuit by further lowering VIN while
monitoring the outputs to verify operation.
Investigate whether any problems exist only at higher output currents or only at higher input voltages. If problems
coincide with high input voltages and low output currents,
look for capacitive coupling between the BOOST, SW, TG,
and possibly BG connections and the sensitive voltage
and current pins. The capacitor placed across the current
sensing pins needs to be placed immediately adjacent to
the pins of the IC. This capacitor helps to minimize the
effects of differential noise injection due to high frequency
capacitive coupling. If problems are encountered with
high current output loading at lower input voltages, look
for inductive coupling between CIN, Schottky and the top
MOSFET components to the sensitive current and voltage
sensing traces. In addition, investigate common ground
path voltage pickup between these components and the
GND pin of the IC.
An embarrassing problem, which can be missed in an
otherwise properly working switching regulator, results
when the current sensing leads are hooked up backwards.
The output voltage under this improper hookup will still
be maintained but the advantages of current mode control
will not be realized. Compensation of the voltage loop will
be much more sensitive to component selection. This
behavior can be investigated by temporarily shorting out
the current sensing resistor—don’t worry, the regulator
will still maintain control of the output voltage.
38921fc
For more information www.linear.com/LTC3892
31
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL APPLICATIONS
VIN
8V TO 60V
CINA
47µF
VOUT1
5V
8A
COUT1A
220µF
RSNS1
5mΩ
COUT1B
10µF
CINB
2.2µF
x5
MTOP1
RUN1
VIN
RUN2
TG1
L1
5.6µH
CB1
0.1µF
MBOT1
MTOP2
TG2
BOOST1
BOOST2
SW1
SW2
BG1
BG2
L2
15µH
CB2
0.1µF
RSNS2
8mΩ
COUT2B
10µF
MBOT2
LTC3892
CSNS1
1nF
RITH1
7.5k
CITH1A
2.2nF
RPG1
1000k
CITH1B
100pF
RPG2
1000k
CSS1
0.1µF
SENSE1+
SENSE2+
SENSE1–
SENSE2–
VFB1
VFB2
ITH1
ITH2
TRACK/SS1
RA2
100k
CSNS2
1nF
RB2
7.15k
TRACK/SS2
PGOOD1
EXTVCC
PGOOD2
ILIM
VPRG1
FREQ
DRVSET
VOUT2
12V*
5A
COUT2A
150µF
VOUT2
CITH2B
100pF
RITH2
34.8k
CSS2
0.1µF
CITH2A
1nF
PLLIN/MODE
DRVUV
INTVCC
GND
DRVCC
RFREQ
35.7k
CDRVCC
4.7µF
CINTVCC
0.1µF
3892 TA02
TOP1, TOP2: BSC057N08NS3
BOT1, BOT2: BSC036NE7NS3
L1: COILCRAFT XAL1010-562ME
L2: COILCRAFT XAL1010-153ME
*VOUT2 FOLLOWS VIN WHEN VIN ≤ 12V
Figure 11. High Efficiency Dual 5V/12V Step-Down Converter with 10V Gate Drive
Efficiency and Power Loss
vs Load Current
10k
100
90
EFFICIENCY
1k
70
100
60
50
40
10
POWER LOSS
30
1
20
VIN = 12V
VOUT = 5V
10
0
0.0001
POWER LOSS (mW)
EFFICIENCY (%)
80
0.001
0.01
0.1
LOAD CURRENT (A)
1
10
0.1
3892 TA02b
32
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL APPLICATIONS
VIN
4.5V TO 60V
CINA
100µF
VOUT1
3.3V
5A
RSNS1
8mΩ
COUT1A
470µF
CINB
2.2µF
x3
MTOP1
RUN1
RUN2
TG1
CB1
0.1µF
MBOT1
MTOP2
TG2
BOOST1
L1
4.7µH
COUT1B
10µF
VIN
BOOST2
SW1
SW2
BG1
BG2
L2
8.0µH
CB2
0.1µF
RSNS2
10mΩ
VOUT2
8.5V*
3A
COUT2B
10µF
MBOT2
LTC3892
CSNS1
1nF
SENSE1+
SENSE2+
SENSE1–
SENSE2–
VFB1
VFB2
ITH1
ITH2
TRACK/SS1
RITH1
20k
CITH1A
1nF
RPG1 100k
RPG2 100k
CITH1B
100pF
CSS1
0.01µF
RA2
100k
CSNS2
1nF
RB2
10.5k
TRACK/SS2
PGOOD1
EXTVCC
PGOOD2
ILIM
VPRG1
FREQ
DRVSET
COUT2A
330µF
VOUT2
CITH2B
OPT
CSS2
0.01µF
RITH2
34.8k
CITH2A
470pF
PLLIN/MODE
DRVUV
INTVCC
GND
RFREQ
41.2k
DRVCC
CDRVCC
4.7µF
CINTVCC
0.1µF
3892 TA03
TOP1, TOP2, BOT1, BOT2: RJK0651DPB
L1: COILCRAFT SER1360-472KL
L2: COILCRAFT SER1360-802KL
COUT1A: SANYO 6TPE470M
COUT2A: SANYO 10TPE330M
*VOUT2 FOLLOWS VIN WHEN VIN ≤ 8.5V
Figure 12. High Efficiency Dual 3.3V/8.5V Step-Down Converter with 6V Gate Drive
Efficiency and Power Loss
vs Load Current
10k
100
90
EFFICIENCY
1k
70
100
60
50
POWER LOSS
40
10
30
1
20
VIN = 12V
VOUT = 3.3V
10
0
0.0001
POWER LOSS (mW)
EFFICIENCY (%)
80
0.001
0.01
0.1
LOAD CURRENT (A)
1
10
0.1
3892 TA03b
38921fc
For more information www.linear.com/LTC3892
33
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL APPLICATIONS
VIN
4.5V TO 60V
CINB
2.2µF
x3
MTOP1
CINA
33µF
VOUT1
5V
5A
RSNS1
9mΩ
COUT1A
220µF
COUT1B
22µF
RUN1
VIN
RUN2
TG1
L1
4.9µH
CB1
0.1µF
MBOT1
MTOP2
TG2
BOOST1
BOOST2
SW1
SW2
BG1
BG2
CB2
0.1µF
L2
6.5µH
RSNS2
15mΩ
VOUT2
8.5V*
3A
COUT2B
4.7µF
MBOT2
LTC3892-1
RA1
357k
CSNS1
1nF
RB1
68.1k
SENSE1+
SENSE2+
SENSE1–
SENSE2–
VFB1
VFB2
ITH1
ITH2
TRACK/SS1
RITH1
15k
CITH1A
1.5nF
RA2
649k
CSNS2
1nF
RB2
68.1k
TRACK/SS2
EXTVCC
VOUT2
CITH1B
100pF
CITH2B
68pF
CSS1
0.1µF
FREQ
DRVSET
PLLIN/MODE
DRVUV
INTVCC
CINTVCC
0.1µF
GND
COUT2A
68µF
DRVCC
CSS2
0.1µF
RITH2
15kk
CITH2A
2.2nF
RDRVCC
80.6k
CDRVCC
4.7µF
3892 TA05
TOP1, TOP2, BOT1, BOT2: BSZ123N08NS3
L1: WURTH 744314490
L2: WURTH 744314490
COUT1A: SANYO 6TPB220ML
COUT2A: SANYO 10TPC68M
*VOUT2 FOLLOWS VIN WHEN VIN ≤ 8.5V
Figure 13. High Efficiency Dual-Phase Step-Down 5V/8.5V Converter with 8V Gate Drive
34
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC3892#packaging for the most recent package drawings.
FE Package
28-Lead Plastic TSSOP (4.4mm)
(Reference LTC DWG # 05-08-1663 Rev L)
Exposed Pad Variation EA
9.60 – 9.80*
(.378 – .386)
7.56
(.298)
7.56
(.298)
28 2726 25 24 23 22 21 20 19 18 1716 15
6.60 ±0.10
4.50 ±0.10
3.05
(.120)
SEE NOTE 4
0.45 ±0.05
EXPOSED
PAD HEAT SINK
ON BOTTOM OF
PACKAGE
6.40
3.05 (.252)
(.120) BSC
1.05 ±0.10
0.65 BSC
RECOMMENDED SOLDER PAD LAYOUT
4.30 – 4.50*
(.169 – .177)
0.09 – 0.20
(.0035 – .0079)
0.25
REF
1.20
(.047)
MAX
0° – 8°
0.65
(.0256)
BSC
0.50 – 0.75
(.020 – .030)
NOTE:
1. CONTROLLING DIMENSION: MILLIMETERS
2. DIMENSIONS ARE IN MILLIMETERS
(INCHES)
3. DRAWING NOT TO SCALE
1 2 3 4 5 6 7 8 9 10 11 12 13 14
0.195 – 0.30
(.0077 – .0118)
TYP
0.05 – 0.15
(.002 – .006)
FE28 (EA) TSSOP REV L 0117
4. RECOMMENDED MINIMUM PCB METAL SIZE
FOR EXPOSED PAD ATTACHMENT
*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH
SHALL NOT EXCEED 0.150mm (.006") PER SIDE
38921fc
For more information www.linear.com/LTC3892
35
LTC3892/
LTC3892-1/LTC3892-2
PACKAGE DESCRIPTION
Please refer to http://www.linear.com/product/LTC3892#packaging for the most recent package drawings.
UH Package
32-Lead Plastic QFN (5mm × 5mm)
(Reference LTC DWG # 05-08-1693 Rev D)
0.70 ±0.05
5.50 ±0.05
4.10 ±0.05
3.50 REF
(4 SIDES)
3.45 ±0.05
3.45 ±0.05
PACKAGE OUTLINE
0.25 ±0.05
0.50 BSC
RECOMMENDED SOLDER PAD LAYOUT
APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED
5.00 ±0.10
(4 SIDES)
BOTTOM VIEW—EXPOSED PAD
0.75 ±0.05
R = 0.05
TYP
0.00 – 0.05
R = 0.115
TYP
PIN 1 NOTCH R = 0.30 TYP
OR 0.35 × 45° CHAMFER
31 32
0.40 ±0.10
PIN 1
TOP MARK
(NOTE 6)
1
2
3.50 REF
(4-SIDES)
3.45 ±0.10
3.45 ±0.10
(UH32) QFN 0406 REV D
0.200 REF
NOTE:
1. DRAWING PROPOSED TO BE A JEDEC PACKAGE OUTLINE
M0-220 VARIATION WHHD-(X) (TO BE APPROVED)
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.20mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION
ON THE TOP AND BOTTOM OF PACKAGE
36
0.25 ±0.05
0.50 BSC
38921fc
For more information www.linear.com/LTC3892
LTC3892/
LTC3892-1/LTC3892-2
REVISION HISTORY
REV
DATE
DESCRIPTION
A
12/15
Add LTC3892-2 Version
PAGE NUMBER
B
05/16
Modified graph, Oscillator Frequency vs Temperature
10
C
07/17
Corrected LTC3892-2 Part Marking
Corrected EXTVCC Pin Description
5
11
1 to 38
38921fc
Information furnished by Linear Technology Corporation is believed to be accurate and reliable.
However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection
of its circuits
as described
herein will not infringe on existing patent rights.
For more
information
www.linear.com/LTC3892
37
LTC3892/
LTC3892-1/LTC3892-2
TYPICAL APPLICATION
VIN
16V TO 60V
CINA
100µF
CINB
2.2µF
x5 MTOP1
RUN1
x2
COUT1A
150µF
COUT1B
10µF
CB1
0.1µF
MBOT1
x2
RA1
100k
TG2
BOOST2
SW1
SW2
BG1
BG2
RB1
7.15k
SENSE1+
SENSE2+
SENSE1–
SENSE2–
VFB1
VFB2
ITH1
ITH2
TRACK/SS1
CITH1A
4.7nF
CB2
0.1µF
RSNS2
3mΩ
COUT2B
10µF
VOUT
12V
30A
COUT2A
150µF
CSNS2
1nF
TRACK/SS2
EXTVCC
CITH1B
47pF
MTOP2
x2
L2
10µH
MBOT2
x2
LTC3892-1
CSNS1
1nF
RITH1
9.78k
RUN2
BOOST1
L1
10µH
RSNS1
3mΩ
VIN
TG1
VOUT
CSS1
0.1µF
CITH2A
47pF
FREQ
DRVSET
PLLIN/MODE
DRVUV
INTVCC
GND
CINTVCC
0.1µF
DRVCC
CDRVCC
4.7µF
RFREQ
29.4k
TOP1, TOP2: BSC123N08NS3G
BOT1, BOT2: BSC047N08NS3G
L1, L2: COILCRAFT SER2918H-103KL
3892 TA04
Figure 14. High Current Dual-Phase Single Output Step-Down 12V Converter
RELATED PARTS
PART NUMBER
DESCRIPTION
COMMENTS
LTC3890/LTC3890-1
60V, Low IQ, Dual 2-Phase Synchronous Step-Down
LTC3890-2/LTC3890-3 DC/DC Controller with 99% Duty Cycle
PLL Fixed Frequency 50kHz to 900kHz, 4V ≤ VIN ≤ 60V,
0.8V ≤ VOUT ≤ 24V, IQ = 50μA
LTC3891
60V, Low IQ, Synchronous Step-Down DC/DC Controller
with 99% Duty Cycle
PLL Fixed Frequency 50kHz to 900kHz, 4V ≤ VIN ≤ 60V,
0.8V ≤ VOUT ≤ 24V, IQ = 50μA
LTC3864
60V, Low IQ, High Voltage DC/DC Controller
with 100% Duty Cycle
Fixed Frequency 50kHz to 850kHz, 3.5V ≤ VIN ≤ 60V,
0.8V ≤ VOUT ≤ VIN, IQ = 40μA, MSOP-12E, 3mm × 4mm DFN-12
LTC3899
60V, Triple Output, Buck/Buck/Boost Synchronous
Controller with 29µA Burst Mode IQ
4.5V (Down to 2.2V after Start-Up) ≤ VIN ≤ 60V, VOUT Up to 60V,
Buck VOUT Range: 0.8V to 60V, Boost VOUT Up to 60V
LTC3859AL
38V, Low IQ, Triple Output, Buck/Buck/Boost Synchronous 4.5V (Down to 2.5V after Start-Up) ≤ VIN ≤ 38V, VOUT Up to 60V,
Controller with 28µA Burst Mode IQ
Buck VOUT Range: 0.8V to 24V, Boost VOUT Up to 60V,
PLL Fixed Operating Frequency 50kHz to 900kHz, 4V ≤ VIN ≤ 38V,
38V, Low IQ, Dual Output 2-Phase Synchronous
Step-Down DC/DC Controller with 99% Duty Cycle
0.8V ≤ VOUT ≤ 24V, IQ = 50μA/170μA
LTC3857/LTC3857-1
LTC3858/LTC3858-1
LTC3807
38
38V, Low IQ, Synchronous Step-Down Controller with
24V Output Voltage Capability
PLL Fixed Frequency 50kHz to 900kHz, 4V ≤ VIN ≤ 38V,
0.8V ≤ VOUT ≤ 24V, IQ = 50μA
38921fc
LT 0717 REV C • PRINTED IN USA
For more information www.linear.com/LTC3892
www.linear.com/LTC3892
LINEAR TECHNOLOGY CORPORATION 2015
工商网监
湘ICP备2023018690号
