0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
OP490EY

OP490EY

  • 厂商:

    AD(亚德诺)

  • 封装:

    CDIP14

  • 描述:

    QUAD OP AMP

  • 数据手册
  • 价格&库存
OP490EY 数据手册
a FEATURES Single/Dual-Supply Operation 1.6 V to 36 V 0.8 V to 18 V True Single-Supply Operation; Input and Output Voltage Ranges Include Ground Low Supply Current: 80 A Max High Output Drive: 5 mA Min Low Offset Voltage: 0.5 mA Max High Open-Loop Gain: 700 V/mV Min Outstanding PSRR: 5.6 mV/V Min Industry Standard Quad Pinouts Available in Die Form Low Voltage Micropower Quad Operational Amplifier OP490 PIN CONNECTION 14-Lead Hermetic DIP (Y Suffix) OUT A –IN A +IN A V+ 1 2 3 4 14 OUT D 13 –IN D 12 +IN D 11 V– 10 +IN C 9 –IN C 8 OUT C +IN B 5 –IN B 6 OUT B 7 14-Lead Plastic DIP (P Suffix) GENERAL DESCRIPTION OUT A –IN A +IN A V+ +IN B –IN B 1 2 3 4 5 6 14 OUT D 13 –IN D 12 +IN D 11 V– 10 +IN C 9 –IN C 8 OUT C The OP490 is a high-performance micropower quad op amp that operates from a single supply of 1.6 V to 36 V or from dual supplies of ± 0.8 V to ± 18 V. Input voltage range includes the negative rail allowing the OP490 to accommodate input signals down to ground in single-supply operation. The OP490’s output swing also includes ground when operating from a single supply, enabling “zero-in, zero-out” operation. The quad OP490 draws less than 20 mA of quiescent supply current per amplifier, but each amplifier is able to deliver over 5 mA of output current to a load. Input offset voltage is under 0.5 mV with offset drift below 5 mV/∞C over the military temperature range. Gain exceeds over 700,000 and CMR is better than 100 dB. A PSRR of under 5.6 mV/V minimizes offset voltage changes experienced in battery-powered systems. The quad OP490 combines high performance with the space and cost savings of quad amplifiers. The minimal voltage and current requirements of the OP490 make it ideal for batteryand solar-powered applications, such as portable instruments and remote sensors. OUT B 7 16-Lead SOIC (S Suffix) OUT A –IN A +IN A V+ +IN B –IN B OUT B NC 1 2 3 4 5 6 7 8 16 OUT D 15 –IN D 14 +IN D 13 V– 12 +IN C 11 –IN C 10 OUT C 9 NC NC = NO CONNECT R EV. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781/329-4700 www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2002 OP490–SPECIFICATIONS ELECTRICAL CHARACTERISTICS (@ V = S 1.5 V to Min 15 V, TA = 25 C, unless otherwise noted) Min OP490F Typ Max 0.4 0.4 4.2 500 250 100 1,000 500 200 0.75 5 20 400 200 100 Min OP490G Typ Max 0.6 0.4 4.2 800 400 200 1.0 5 25 Unit mV nA nA V/mV V/mV V/mV Parameter Input Offset Voltage Input Offset Current Input Bias Current Large Signal Voltage Gain Symbol VOS IOS IB AVO Conditions OP490E Typ Max 0.2 0.5 3.0 15.0 VCM = 0 V VCM = 0 V VS = ± 15 V, VO = ± 10 V, RL = 100 kW RL = 1 0 k W RL = 2 k W V+ = 5 V, V– = 0 V, 1 V < VO < 4 V RL = 100 kW RL = 1 0 k W V+ = 5 V, V– = 0 V VS = ± 15 V1 VS = ± 15 V, RL = 10 kW RL = 2 k W V+ = 5 V, V– = 0 V, RL = 2 k W V+ = 5 V, V– = 0 V, RL = 1 0 k W V+ = 5 V, V– = 0 V, 0 V < VCM < 4 V VS = ± 15 V, –15 V < VCM < +13.5 V 700 350 125 0.4 4.2 1,200 600 250 200 100 400 180 125 75 300 140 100 70 250 140 V/mV V/mV V V V V V 500 mV dB dB Input Voltage Range Output Voltage Swing IVR VO VOH VOL 0/4 –15/+13.5 ± 13.5 ± 10.5 4.0 ± 14.2 ± 11.5 4.2 100 90 100 110 130 500 0/4 –15/+13.5 ± 13.5 ± 10.5 4.0 ± 14.2 ± 11.5 4.2 100 80 90 100 120 500 0/4 –15/+13.5 ± 13.5 ± 10.5 4.0 ± 14.2 ± 11.5 4.2 100 800 90 100 120 Common-Mode Rejection Ratio CMRR Power Supply Rejection Ratio Slew Rate Supply Current (All Amplifiers) Capacitive Load Stability Input Noise Voltage Input Resistance Differential Mode Input Resistance Common-Mode Gain Bandwidth Product Channel Separation PSRR SR ISY VS = ± 15 V VS = ± 1.5 V, No Load VS = ± 15 V, No Load AV = 1 en p-p fO = 0.1 Hz to 10 Hz, VS = ± 15 V VS = ± 15 V VS = ± 15 V AV = 1 fO = 10 Hz, VO = 20 V p-p VS = ± 15 V2 120 5 1.0 12 40 60 650 5.6 5 60 80 3.2 12 40 60 650 10 5 60 80 3.2 12 40 60 650 10 mV/V V/ms mA mA pF 60 80 3 30 20 20 150 120 3 30 20 20 150 120 3 30 20 20 150 mV p-p MW GW kHz dB RIN RINCM GBWP CS NOTES 1 Guaranteed by CMRR test. 2 Guaranteed but not 100% tested. Specifications subject to change without notice –2– REV. C OP490 ELECTRICAL CHARACTERISTICS OP490G, unless otherwise noted) Parameter Input Offset Voltage Average Input Offset Voltage Drift Input Offset Current Input Bias Current Large Signal Voltage Gain Symbol VOS TCVOS IOS IB AVO VS = ± 15 V VCM = 0 V VCM = 0 V VS = ± 15 V, VO = ± 10 V, RL = 100 kW RL = 1 0 k W RL = 2 k W V+ = 5 V, V– = 0 V, 1 V < VO < 4 V RL = 100 kW RL = 1 0 k W V+ = 5 V, V– = 0 V VS = ± 15 V* VS = ± 15 V, RL = 10 kW RL = 2 k W V+ = 5 V, V– = 0 V, RL = 2 k W V+ = 5 V, V– = 0 V, RL = 1 0 k W V+ = 5 V, V– = 0 V, 0 V < VCM < 3.5 V VS = ± 15 V, –15 V < VCM < +13.5 V 500 250 100 Conditions Min OP490E Typ Max 0.32 2 0.8 4.4 800 400 200 0.8 5 3 15 350 175 75 (@ VS = 1.5 V to 15 V, –25 C £ TA £ +85 C for OP490E/F, –40 C £ TA £ +125 C for OP490F Typ Max 0.6 4 1.0 4.4 700 250 150 5 20 300 150 75 1.35 OP490G Typ Max 0.8 4 1.3 4.4 600 250 125 7 25 1.5 Min Min Unit mV mV/∞C nA nA V/mV V/mV V/mV 150 75 280 140 100 50 220 110 80 40 160 90 V/mV V/mV V V V V V 500 mV dB dB Input Voltage Range Output Voltage Swing IVR VO VOH VOL 0.3/5 –15/+13.5 ± 13 ± 10 3.9 ± 14 ± 11 4.1 100 90 100 110 120 500 0.3/5 –15/+13.5 ± 13 ± 10 3.9 ± 14 ± 11 4.1 100 80 90 100 110 500 0.3/5 –15/+13.5 ± 13 ± 10 3.9 ± 14 ± 11 4.1 100 800 90 100 110 Common-Mode Rejection Ratio CMRR Power Supply Rejection Ratio Supply Current (All Amplifiers) PSRR ISY VS = ± 1.5 V, No Load VS = ± 15 V, No Load 1.0 65 80 5.6 100 120 3.2 65 80 10 100 120 5.6 60 75 17.8 100 120 mV/V mA mA NOTE *Guaranteed by CMRR test. Specifications subject to change without notice REV. C –3– OP490 WAFER TEST LIMITS (@ V = S 1.5 V to Symbol VOS IOS IB AVO 15 V, TA = 25 C, unless otherwise noted) Conditions VCM = 0 V VCM = 0 V VS = ± 15 V, VO = ± 10 V, RL = 100 kW RL = 10 kW V+ = 5 V, V– = 0 V 1 V < VO < 4 V, RL = 100 kW V+ = 5 V, V– = 0 V VS = ± 15 V* VS = ± 15 V RL = 10 kW RL = 2 kW V+ = 5 V, V– = 0 V, RL = 2 kW V+ = 5 V, V– = 0 V, RL = 10 kW V+ = 5 V, V– = 0 V, 0 V < VCM < 4 V VS = ± 15 V, –15 V < VCM < +13.5 V VS = ± 15 V, No Load Limits 0.75 5 20 500 250 125 0/4 –15/+13.5 ± 13.5 ± 10.5 4.0 500 80 90 10 80 Unit mV max nA max nA max V/mV min V/mV min V/mV min V min V min V min V min V min mV max dB min dB min mV/V max mA max Parameter Input Offset Voltage Input Offset Current Input Bias Current Large Signal Voltage Gain Input Voltage Range Output Voltage Swing IVR VO VOH VOL Common-Mode Rejection Ratio Power Supply Rejection Ratio Supply Current (All Amplifiers) CMRR PSRR ISY NOTE *Guaranteed by CMRR test. Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualifications through sample lot assembly and testing. V+ +IN –IN OUTPUT V– Figure 1. Simplified Schematic –4– REV. C OP490 ABSOLUTE MAXIMUM RATINGS * Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 18 V Digital Input Voltage . . . . . . . . [(V–) – 20 V] to [(V+) + 20 V] Common-Mode Input Voltage [(V–) – 20 V] to [(V+) + 20 V] Output Short Circuit Duration . . . . . . . . . . . . . . . Continuous Storage Temperature Range Y and P Packages . . . . . . . . . . . . . . . . . . . –65∞C to +150∞C Operating Temperature Range OP490E, OP490F . . . . . . . . . . . . . . . . . . . –25∞C to +85∞C OP490G . . . . . . . . . . . . . . . . . . . . . . . . . . . –40∞C to +85∞C Junction Temperature (TJ) . . . . . . . . . . . . . –65∞C to +150∞C Lead Temperature Range (Soldering, 60 sec) . . . . . . . . 300∞C *Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Package Type 14-Pin Hermetic DIP (Y) 14-Pin Plastic DIP (P) 16-Pin SOL (S) JA* JC Unit ∞C/W ∞C/W ∞C/W 99 76 92 12 33 27 *qJA is specified for worst case mounting conditions, i.e., qJA is specified for device in socket for CERDIP and PDIP packages; qJA is specified for device soldered to printed circuit board for SOL package ORDERING GUIDE Model OP490EY* OP490FY* OP490GP OP490GS Temperature Range –25∞C to +85∞C –25∞C to +85∞C –40∞C to +85∞C –40∞C to +85∞C Package Description 14-Lead CERDIP 14-Lead CERDIP 14-Lead Plastic DIP 16-Lead SOIC Package Option Y-14 Y-14 P-14 S-14 *Not recommended for new designs. Obsolete April 2002. For Military processed devices, please refer to the Standard Microcircuit Drawing (SMD) available at www.dscc.dla.mil/programs/milspec/default.asp SMD Part Number 5962-89670013A* 5962-8967001CA* ADI Equivalent OP490ATCMDA OP490AYMDA *Not recommended for new designs. Obsolete April 2002. CAUTION ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the OP490 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality. WARNING! ESD SENSITIVE DEVICE REV. C –5– OP490 –Typical Performance Characteristics 0.4 VS = 15V INPUT OFFSET VOLTAGE – mV 90 TOTAL SUPPLY CURRENT – 0.3 A 80 70 0.2 60 VS = 15V 50 0.1 40 VS = 1.5V 0 –75 30 –75 –50 –25 0 25 TEMPERATURE – C 50 75 125 –50 –25 0 25 TEMPERATURE – C 50 75 125 TPC 1. Input Offset Voltage vs. Temperature TPC 4. Total Supply Current vs. Temperature 1.6 VS = 15V 1.4 600 TA = 25 C RL = 10k 500 25 C OPEN-LOOP GAIN – V/mV INPUT OFFSET CURRENT – nA 1.2 1.0 0.8 0.6 0.4 0.2 –75 400 85 C 300 125 C 200 100 –50 –25 0 25 TEMPERATURE – C 50 75 125 0 0 5 10 15 20 SINGLE-SUPPLY VOLTAGE – V 25 30 TPC 2. Input Offset Current vs. Temperature TPC 5. Open-Loop Gain vs. Single-Supply Voltage 4.8 VS = 15V 4.6 INPUT BIAS CURRENT – nA OPEN-LOOP GAIN – dB 140 120 100 GAIN 80 60 40 20 0 0.1 45 90 135 180 VS = 15V TA = 25 C RL = 10k 0 4.4 4.2 4.0 3.8 3.6 –75 –50 –25 0 25 TEMPERATURE – C 50 75 125 1 10 100 1k FREQUENCY – Hz 10k 100k TPC 3. Input Bias Current vs. Temperature TPC 6. Open-Loop Gain and Phase Shift vs. Frequency –6– REV. C PHASE SHIFT – Degrees OP490 60 VS = 15V TA = 25 C POWER SUPPLY REJECTION – dB 120 TA = 25 C 100 NEGATIVE SUPPLY CLOSED-LOOP GAIN – dB 40 80 POSITIVE SUPPLY 60 20 0 40 –20 10 100 1k FREQUENCY – Hz 10k 100k 20 1 100 10 LOAD RESISTANCE – 1k TPC 7. Closed-Loop Gain vs. Frequency TPC 10. Power Supply Rejection vs. Frequency 6 V+ = 5V, V– = 0V TA = 25 C COMMON-MODE REJECTION – dB 140 VS = 15V TA = 25 C 120 5 OUTPUT VOLTAGE SWING – V 4 100 3 80 2 1 60 0 100 10k 1k LOAD RESISTANCE – 100k 40 0.1 1 10 FREQUENCY – Hz 100 1k TPC 8. Output Voltage Swing vs. Load Resistance TPC 11. Common-Mode Rejection vs. Frequency 16 14 12 VS = 15 TA = 25 C POSITIVE NEGATIVE 1k VS = 15V TA = 25 C VOLTAGE NOISE DENSITY – nV/ Hz OUTPUT SWING – V 10 8 6 4 2 0 100 100 10 1 10k 1k LOAD RESISTANCE – 100k 0.1 1 10 FREQUENCY – Hz 100 1k TPC 9. Output Voltage Swing vs. Load Resistance TPC 12. Noise Voltage Density vs. Frequency REV. C –7– OP490 100 VS = 15V TA = 25 C 0 0 0 10 VS = 15V TA = 25 C AV = 1 RL = 10k CL = 500pF VOLTAGE NOISE DENSITY – nV/ Hz VOLTAGE – 5V/DIV 0.1 1 10 FREQUENCY – Hz 100 1k 0 0 0 0 0 1 0.1 0 0 0 0 0 0 0 0 TIME – 1ms/DIV 0 0 0 0 TPC 13. Current Noise Density vs. Frequency TPC 15. Large-Signal Transient Response 0 0 0 VOLTAGE – 20mV/DIV VS = 15V TA = 25 C AV = 1 RL = 10k CL = 500pF 0 0 0 0 0 0 0 0 0 0 0 0 0 TIME – 100 s/DIV 0 0 0 0 TPC 14. Small-Signal Transient Response –8– REV. C OP490 –18V APPLICATIONS INFORMATION Battery-Powered Applications 14 13 12 11 10 9 8 The OP490 can be operated on a minimum supply voltage of 1.6 V, or with dual supplies of ± 0.8 V, and draws only 60 mA of supply current. In many battery-powered circuits, the OP490 can be continuously operated for hundreds of hours before requiring battery replacement, reducing equipment downtime, and operating costs. High performance portable equipment and instruments frequently use lithium cells because of their long shelf-life, light weight, and high energy density relative to older primary cells. Most lithium cells have a nominal output voltage of 3 V and are noted for a flat discharge characteristic. The low supply current D C A 1 2 3 4 5 B 6 7 4 LITHIUM-SULPHUR DIOXIDE CELL VOLTAGE – V GND +18V 3 Figure 2. Burn-In Circuit +15V 2 1/4 OP490A 1k +15V 1 OP37A V2 0 100 –15V 10k 0 250 500 750 HOURS 1000 1500 1750 Figure 4. Lithium-Sulphur Dioxide Cell Discharge Characteristic with OP490 and 100 kW Loads –15V VIN 1/4 OP490B V1 20V p-p @ 10Hz requirement of the OP490, combined with the flat discharge characteristic of the lithium cell, indicates that the OP490 can be operated over the entire useful life of the cell. Figure 4 shows the typical discharge characteristic of a 1 Ah lithium cell powering an OP490 with each amplifier, in turn, driving full output swing into a 100 kW load. V1 V2/1000 1/4 OP490C CHANNEL SEPARATION = 20 LOG Single-Supply Output Voltage Range In single-supply operation the OP490’s input and output ranges include ground. This allows true “zero-in, zero-out” operation. The output stage provides an active pull-down to around 0.8 V above ground. Below this level, a load resistance of up to 1 MW to ground is required to pull the output down to zero. In the region from ground to 0.8 V, the OP490 has voltage gain equal to the data sheet specification. Output current source capability is maintained over the entire voltage range including ground. Input Voltage Protection 1/4 OP490D Figure 3. Channel Separation Test Circuit The OP490 uses a PNP input stage with protection resistors in series with the inverting and noninverting inputs. The high breakdown of the PNP transistors coupled with the protection resistors provides a large amount of input protection, allowing the inputs to be taken 20 V beyond either supply without damaging the amplifier. REV. C –9– OP490 Micropower Voltage-Controlled Oscillator An OP490 in combination with an inexpensive quad CMOS switch comprise the precision VCO of Figure 5. This circuit provides triangle and square wave outputs and draws only 75 mA from a 5 V supply. A acts as an integrator; S1 switches the charging current symmetrically to yield positive and negative ramps. The integrator is bounded by B which acts as a Schmitt trigger with a precise hysteresis of 1.67 V, set by resistors R5, R6, and R7, and associated CMOS switches. The resulting C1 75nF output of A is a triangle wave with upper and lower levels of 3.33 V and 1.67 V. The output of B is a square wave with almost rail-to-rail swing. With the components shown, frequency of operation is given by the equation: fOUT = VCONTROL ( Volts) ¥ 10 Hz / V but this is easily changed by varying C1. The circuit operates well up to a few hundred hertz. +5V +5V R1 200k R5 200k 1 3 R2 200k R3 100k R4 200k 11 6 7 5 2 4 VCONTROL 1/4 OP490E A TRIANGLE OUT SQUARE OUT 1/4 OP490E B +5V +5V R8 200k R6 200k R7 200k IN/OUT 1 S1 OUT/IN 2 OUT/IN 3 IN/OUT 4 CONT 5 CONT 6 S4 7 VSS S3 S2 VDD CONT 14 13 CONT 12 IN/OUT 11 OUT/IN 10 OUT/IN 9 IN/OUT 8 +5V Figure 5. Micropower Voltage Controlled Oscillator –10– REV. C OP490 Micropower Single-Supply Quad Voltage-Output 8-Bit DAC The circuit of Figure 6 uses the DAC8408 CMOS quad 8-bit DAC, and the OP490 to form a single-supply quad voltage-output DAC with a supply drain of only 140 mA. The DAC8408 is used in voltage switching mode and each DAC has an output resistance (ª10 kW) independent of the digital input code. The output amplifiers act as buffers to avoid loading the DACs. The 100 kW resistors ensure that the OP490 outputs will swing below 0.8 V when required. +5V 4 2 REFERENCE VOLTAGE 1.5V 4 IOUT1A 1 VOUTA 2 2 DAC A 1/4 DAC8408 VREFA 1/4 OP490E A R1 100k 11 5 IOUT2A/2B 6 7 VOUTB 8 5 6 IOUT1B DAC B 1/4 DAC8408 VREFB 1/4 OP490E B R2 100k 13 25 IOUT1C 14 VOUTC 27 12 DAC C 1/4 DAC8408 VREFC 1/4 OP490E C R3 100k 24 IOUT2C/2D 9 8 VOUTD 21 10 23 IOUT1D DAC 21 D 1/4 DAC8408 VREFD 1/4 OP490E D OP490EY R4 100k DAC DATA BUS PIN9(LSB) – 16(MSB) 17 A/B 18 DIGITAL CONTROL SIGNALS 19 20 R/W DS1 DS2 DGND 28 DAC8408ET Figure 6. Micropower Single-Supply Quad Voltage Output 8-Bit DAC REV. C –11– OP490 R5 5k +15V R2 9k R6 5k R1 1k 2 4 1/4 OP490E B 1 R3 50 R7 50 9 8 10 VIN 3 11 –15V 6 1/4 OP490E B 7 1/4 OP490E C R4 50 RL R8 50 13 14 5 1/4 OP490E D 12 Figure 7. High Output Amplifier High Output Amplifier The amplifier shown in Figure 7 is capable of driving 25 V p-p into a 1 kW load. Design of the amplifier is based on a bridge configuration. A amplifies the input signal and drives the load with the help of B. Amplifier C is a unity-gain inverter which drives the load with help from D. Gain of the high output amplifier with the component values shown is 10, but can easily be changed by varying R1 or R2. Single-Supply Micropower Quad Programmable Gain Amplifier where n equals the decimal equivalent of the 8-bit digital code present at the DAC. If the digital code present at the DAC consists of all zeros, the feedback loop will be open causing the op amp output to saturate. The 10 MW resistors placed in parallel with the DAC feedback loop eliminates this problem with a very small reduction in gain accuracy. The 2.5 V reference biases the amplifiers to the center of the linear region providing maximum output swing. The combination of quad OP490 and the DAC8408 quad 8-bit CMOS DAC, creates a quad programmable-gain amplifier with a quiescent supply drain of only 140 mA. The digital code present at the DAC, which is easily set by a microprocessor, determines the ratio between the fixed DAC feedback resistor and the resistance of the DAC ladder presents to the op amp feedback loop. Gain of each amplifier is: VOUT 256 =VIN n –12– REV. C OP490 VDD VINA C1 0.1 F 3 RFBA VREFA 2 R1 10M 1 4 +5V IOUT1A 4 2 1 3 VOUTA DAC A 1/4 DAC8408 IOUT2A/2B 5 7 VINB C2 0.1 F RFBB VREFB 8 R2 10M IOUT1B 6 1/4 OP490E A 11 DAC B 1/4 DAC8408 6 7 5 VOUTB 1/4 OP490E B 25 VINC C3 0.1 F RFBC VREFC 27 R3 10M IOUT1C 25 9 8 10 VOUTC DAC C 1/4 DAC8408 IOUT2C/2D 24 22 C4 0.1 F RFBD VREFD 21 R4 10M IOUT1D 23 1/4 OP490E C VIND DAC D 1/4 DAC8408 13 14 12 VOUTD DAC DATA BUS PIN9(LSB) – 16(MSB) 17 A/B 18 DIGITAL CONTROL SIGNALS 19 20 R/W DS1 DS2 DGND 28 1/4 OP490E D OP490EY +2.5V REFERENCE VOLTAGE DAC8408ET Figure 8. Single-Supply Micropower Quad Programmable Gain Amplifier REV. C –13– OP490 OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 14-Lead Hermetic DIP (Y Suffix) 0.005 (0.13) MIN 0.098 (2.49) MAX 14 8 7 14-Lead Plastic DIP (P Suffix) 0.795 (20.19) 0.725 (18.42) 14 1 8 7 PIN 1 1 0.310 (7.87) 0.220 (5.59) 0.320 (8.13) 0.290 (7.37) 0.060 (1.52) 0.015 (0.38) PIN 1 0.280 (7.11) 0.240 (6.10) 0.325 (8.25) 0.300 (7.62) 0.195 (4.95) 0.115 (2.93) 0.015 (0.381) 0.008 (0.204) 0.100 (2.54) BSC 0.785 (19.94) MAX 0.200 (5.08) MAX 0.200 (5.08) 0.125 (3.18) 0.023 (0.58) 0.014 (0.36) 0.100 (2.54) BSC 0.150 (3.81) MIN 0.070 (1.78) SEATING PLANE 0.030 (0.76) 15 0 0.015 (0.38) 0.008 (0.20) 0.210 (5.33) MAX 0.130 (3.30) 0.160 (4.06) MIN 0.115 (2.93) 0.022 (0.558) 0.070 (1.77) SEATING PLANE 0.014 (0.356) 0.045 (1.15) 0.060 (1.52) 0.015 (0.38) 16-Lead SOIC (S Suffix) 0.4133 (10.50) 0.3977 (10.00) 16 9 0.2992 (7.60) 0.2914 (7.40) 1 8 0.4193 (10.65) 0.3937 (10.00) PIN 1 0.050 (1.27) BSC 0.1043 (2.65) 0.0926 (2.35) 0.0291 (0.74) 0.0098 (0.25) 45 0.0118 (0.30) 0.0040 (0.10) 8 0.0192 (0.49) SEATING 0 0.0125 (0.32) PLANE 0.0138 (0.35) 0.0091 (0.23) 0.0500 (1.27) 0.0157 (0.40) Revision History Location Data Sheet changed from REV. B to REV. C. Page Deleted 28-Pin LCC (TC-Suffix) PIN CONNECTION DIAGRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1 Deleted ELECTRICAL CHARACTERISTICS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 Edits to ABSOLUTE MAXIMUM RATINGS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 Edits to ORDERING GUIDE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5 –14– REV. C – 15– – 16– C00308–0–4/02(C) PRINTED IN U.S.A.
OP490EY 价格&库存

很抱歉,暂时无法提供与“OP490EY”相匹配的价格&库存,您可以联系我们找货

免费人工找货