0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
AP1018AEN

AP1018AEN

  • 厂商:

    AKM(旭化成)

  • 封装:

    WQFN24

  • 描述:

    1.3A DUAL H-BRIDGE MOTOR DRIVER

  • 数据手册
  • 价格&库存
AP1018AEN 数据手册
[AP1018] AP1018 18V Dual H-Bridge Motor Driver IC 1. General Description The AP1018 is a Dual H-Bridge small motor driver corresponding to the motor drive voltage 18V. Since the AP1018 has two output channels, it is capable of driving two DC motors or one stepper motor. It can be used up to peak current of 4.5A, so it can be used safely even with a motor that requires a large current at the start of driving. Also it has under voltage detection and thermal shut down circuits as a protection circuit. The AP1018 is housed in a high heat dissipation 24-pin QFN package (4mm x 4mm) with an exposed pad. It is a motor driver IC that realizes reduction of mounting area. 2. Features      Control Supply Voltage Logic Input Power Supply Motor Drive Voltage Maximum Output Current (DC) Maximum Output Current (Peak)      H-Bridge On Resistance Power Saving Function Under Voltage Lockout Circuit (UVLO) Thermal Shutdown Circuit (TSD) Package 24-pin QFN (4.0mm × 4.0mm) 2.7 to 5.5V 1.62V to Control Supply Voltage (VC) 2 to 18V 1.3A (max) 3.0A (Ta = 25°C, within 10ms in every 200ms) 4.5A (Ta = 25°C, within 5ms in every 200ms) RON (TOP+BOT) = 0.36Ω (typ) (Ta = 25°C) VM Power Consumption is less than 2µA (Ta = 25°C) 2017/5 016005852-E-00 -1- [AP1018] 3. Table of Contents 1. 2. 3. 4. 5. General Description ............................................................................................................................ 1 Features .............................................................................................................................................. 1 Table of Contents ................................................................................................................................ 2 Block Diagram ..................................................................................................................................... 3 Pin Configurations and Functions ....................................................................................................... 4 ■ Pin Configurations ............................................................................................................................. 4 ■ Functions ........................................................................................................................................... 4 ■ Terminal Equivalent Circuits ............................................................................................................. 5 6. Absolute Maximum Ratings ................................................................................................................ 6 7. Recommended Operating Conditions................................................................................................. 6 8. Electrical Characteristics..................................................................................................................... 7 9. Functional Descriptions....................................................................................................................... 9 9.1 Control Logic ................................................................................................................................ 9 9.2 The Basic Configuration of The Motor Driver Unit ...................................................................... 9 9.3 Protection Functions .................................................................................................................. 10 10. Recommended External Circuit ........................................................................................................ 13 ■ Recommended External Circuit ...................................................................................................... 13 ■ Recommended External Components ............................................................................................ 13 11. Package ............................................................................................................................................ 14 ■ Outline Dimensions ......................................................................................................................... 14 ■ Recommended Land Pattern .......................................................................................................... 14 ■ Marking ............................................................................................................................................ 15 12. Ordering Guide.................................................................................................................................. 15 13. Revision History ................................................................................................................................ 16 IMPORTANT NOTICE ............................................................................................................................. 17 2017/5 016005852-E-00 -2- [AP1018] 4. Block Diagram VIO VC VG TSD UVLO VREF OSC VIO VC VG Charge Pump CH CL VM1 IN1A IN1B OUT1A EN OUT1B IN2A IN2B Control Logic Pre Driver PSAVE PGND VM2 OUT2A OUT2B PGND DGND Figure 1. Block Diagram 2017/5 016005852-E-00 -3- [AP1018] 5. Pin Configurations and Functions DGND 13 VG 14 21 CH VM1 15 20 CL OUT1A 16 19 VC 18 OUT1A 17 Pin Configurations VIO ■ 12 OUT2A 11 OUT2A 10 VM2 (Top View) VM1 22 9 VM2 OUT1B 23 8 OUT2B 7 OUT2B 6 5 EN PSAVE 4 IN2 B 3 2 IN1 B IN2 A 1 24 IN1 A OUT1B Exposed Pad (PGND) ■ Functions Pin Name Number 14 VG 15 CH 16 CL 21, 22 VM1 19, 20 OUT1A 23, 24 OUT1B Exposed PGND Pad 11, 12 OUT2A 7, 8 OUT2B 9, 10 VM2 4 IN2B 3 IN2A 2 IN1B 1 IN1A 13 DGND I/O (Note 1) O I/O I/O P O O Function Note Connection Terminal for Stabilizing Capacitor Connection Terminal for Charge Pump Capacitor Connection Terminal for Charge Pump Capacitor Motor Driver Power Supply 1 Motor Driver Output Terminal 1A Motor Driver Output Terminal 1B P Ground Terminal O O P I I I I P Motor Driver Output Terminal 2A Motor Driver Output Terminal 2B Motor Driver Power Supply 2 Control Signal Input Terminal 2B Control Signal Input Terminal 2A Control Signal Input Terminal 1B Control Signal Input Terminal 1A Ground Terminal 5 EN I Output Enable Terminal 6 PSAVE I Power Save Terminal (Note 3) (Note 2) (Note 3) Built-in 100kΩ pull-up Built-in 100kΩ pull-up 18 VIO P Logic Input Power Supply Terminal 17 VC P Control System Power Supply Terminal Note 1. I (Input pin), O (Output pin), P (Power pin) Note 2. The exposed pad should be connected to the DGND pin for heat dissipation. Note 3. VM1 (pin No.21 and 22) and VM2 (pin No.9 and 10) should be connected to the same power supply voltage. 2017/5 016005852-E-00 -4- [AP1018] ■ Terminal Equivalent Circuits Pin No. Name Function Equivalent Circuits 18 VIO Logic Input Power Supply 17 VC Control System Power Supply VIO 100kΩ Logic Input (Built-in 100kΩ pull-up) 5 6 EN PSAVE 1 2 3 4 IN1A IN1B IN2A IN2B Control Signal Input 21,22 9,10 VM1 VM2 Motor Driver Power Supply (VM1 (pin No. 21, 22), VM2 (pin No. 9, 10) to connect the same power supply voltage) 19, 20 23, 24 11, 12 7, 8 OUT1A OUT1B OUT2A OUT2B 2kΩ 2kΩ VM1,VM2 OUT1A OUT2A Motor Driver Output OUT1B OUT2B PGND VG 14 15 VG CH Connection Terminal for Stabilizing Capacitor CH Connection Terminal for Charge Pump Capacitor VM1, VM2 VC 16 CL Connection Terminal for Charge Pump Capacitor CL PGND 13 Exposed Pad DGND DGND PGND PGND Digital Ground Power system ground 2017/5 016005852-E-00 -5- [AP1018] 6. Absolute Maximum Ratings Parameter Control Supply Voltage Logic Input Voltage Motor Driver Operating Voltage VIO Level Terminal Voltage (PSAVE,EN,IN1A,IN1B,IN2A,IN2B) VM Level Terminal Voltage (OUT1A,OUT1B,OUT2A,OUT2B) VG, CH Terminal Voltage CL Terminal Voltage Maximum DC Output Current Maximum Peak Output Current Symbol VC VIO VM Min. -0.5 -0.5 -0.5 Max. 6.0 6.0 19 Unit V V V Vterminal1 -0.5 5.5 V Vterminal2 -0.5 19 V Vterminal3 Vterminal4 -0.5 -0.5 25 6.0 V V IloaddcMD - 1.3 A IloadpeakMD - 3 4.5 A Remarks VIO ≤ VC (Note 6) OUTnA and OUTnB terminal OUTnA and OUTnB terminal within 10ms in 200ms within 5ms in 200ms Ta = 85°C (Note 5) PD 1625 mW Power Dissipation Operating Temperature Range Ta -30 85 °C Maximum Junction Temperature Tj 150 °C Storage Temperature Range Tstg -65 150 °C Note 4. All above voltages are with respect to GND. Note 5. This is calculated as θJA=40°C/W using a 4-layer board. The exposed pad must be connected to GND. SEMI JEDEC JESD51-6 and JESD51-7 compliant boards are used. Note 6. Logic Input Power Supply (VIO) needs to be turned on at the same time or earlier than Control System Power Supply (VC). WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes. Power dissipation , PD(W) 3.5 3 2.5 RθJ = 40°C/W (4-layer PCB) 2 1.5 1 0.5 0 0 25 50 75 85 100 125 150 Temperature(℃) Figure 2. Maximum Power Dissipation 7. Recommended Operating Conditions Parameter Control Supply Voltage Logic Input Voltage Motor Power Supply Voltage Input Frequency Range (50% duty) Symbol VC VIO VM Fin Min. Typ. Max. 2.7 1.62 2.0 - 3.3 1.8/3.3 - 5.5 VC 18 200 Unit V V V kHz 2017/5 016005852-E-00 -6- [AP1018] 8. Electrical Characteristics (Ta = 25°C, VM = 15V, VC = 3.3V, unless otherwise specified.) Parameter Charge Pump Charge Pump Voltage Charge Pump wake up time Symbol Min. Typ. Max. Unit 18.0 18.2 18.3 V 0.1 1 3 ms VC UV 1.9 2.2 2.5 V T DET 150 175 200 °C T DETHYS 20 30 40 °C - - 2 µA - 15 70 µA - 150 300 µA - - 1 µA - 1 2 mA - 0.18 0.25 Ω - 0.22 0.27 Ω - 0.27 0.32 Ω - 0.8 1.2 V VG t VG UVLO VC under voltage lock out voltage TSD Thermal shutdown temperature (Note 7) Temperature hysteresis (Note 7) Quiescent Current VM quiescent current at no power I VMNOPOW+ VM quiescent current at Standby I VMSTBY VC quiescent current at Standby I VCSTBY VC quiescent current at power save VC quiescent current at PWM operation Motor Driver On-resistance 1 (High side or Low side) I VCPSAVE I VCPWM VG = VC + VM INnA = “L”, INnB = “L” VG = VC + VM – 0.3V CVG = 0.1uF VIO = VC = 0V PSAVE = “L”, EN = “H” INnA = “L”, INnB = “L” PSAVE = “L”, EN = “H” INnA = “L”, INnB = “L” PSAVE = “H”, EN = “H” INnA= 200kHz, INnB = “H” V FMD VC = 3.3V, Iload =100mA Ta = 25°C VC = 3.3V, Iload = 1.2A Ta = 25°C (Equivalent Tj = 85°C) VC = 3.3V, Iload = 1.2A Ta = 85°C (Equivalent Tj = 150°C) I F = 100 mA t PDL tr = tf = 10ns - - 0.5 µs t PDH tr = tf = 10ns - - 1.0 µs t PDZH tr = tf = 10ns - - 0.5 µs t PDHZ tr = tf= 10ns - - 2.0 µs t PWO t PWI = 1.0µs, tr = tf = 10ns 0.6 - - µs 0.7×VIO - - V - - 0.3×VIO V R ON1 On-resistance 2 (High side or Low side) (Note 7) R ON2 On-resistance 3 (High side or Low side) (Note 7) R ON3 Body diode forward voltage Output delay time (INn:”H”→”L” to OUTn:”H”→”L”) (Note 8) Output delay time (INn:”L”→”H” to OUTn:”L”→”H”) (Note 8) Output delay time (INn:”L”→”H” to OUTn:Hi-Z→”H”) (Note 8) Output delay time (INn:”H”→”L” to OUTn:”H”→Hi-Z) (Note 8) H-bridge output pulse width (Note 8) Control logic Input High level voltage (INnA, INnB, EN, PSAVE) Input Low level voltage (INnA, INnB, EN, PSAVE) Conditions V IH VIO = 1.62V~5.5V V IL Note 7. Not tested in production. Note 8. Refer to Figure 3. 2017/5 016005852-E-00 -7- [AP1018] tPWI INB (INA =INB Reversal value) 50% tPDH tPDL tPWO 90% OUTA OUTB 50% 10% VC VC INA 50% INA 50% tPDHZ tPDZH OUTA Hi-Z VM VM x 0.75 (VM25%down) OUTA Hi-Z →“H” Output Delay Time (INB pin = “L”) VM VM x 0.75(VM25%down) Hi-Z “H” →Hi-Z Output Delay Time (INB pin = “L”) Figure 3. Timing Chart of Output Propagation Delay Time and Pulse Width 2017/5 016005852-E-00 -8- [AP1018] 9. Functional Descriptions 9.1 Control Logic Input and Output statuses of each operation mode are shown below. (X: don’t care) Input Output PSAVE EN Operation Mode INnA INnB OUTnA OUTnB Hi-Z Hi-Z Standby L H L L Reverse (CCW) L H L H L H Forward (CW) L H H L H L Brake L H H H L L Brake L L X X L L Hi-Z Hi-Z Power Save (Note 9) H X X X Note 9. TSD, UVLO, Internal charge pump and VREF circuits stop operation. 9.2 The Basic Configuration of The Motor Driver Unit The AP1018 has the N-channel LDM CMOS FETs for both high and low sides of the output stage, so that small package can be adopted. The high-side FET is driven by VG voltage. VG = VM + VC is generated by the charge pump. VG voltage reaches the target value within 1ms (typ.) after the charge pump starts operation. The charge pump operates at 360kHz (typ). The low-side FET is driven by the VC voltage. VG Logic Charge Pump CH CL Enable Control VM VG EN INA INB OUTA VC VG Pre Driver VC OUTB PGND Figure 4. Equivalent Circuit of Motor Driver Block The OSC block supplies a drive pulse to the charge pump. Logic input buffer is operated by the power supply from the VIO pin. Logic input power supply (VIO) should be turned on at the same time or earlier than the Control system power supply (VC). Logic Input Power Supply (VIO) is Control System Power Supply (VC) and turned on at the same time or earlier. (With applications such as the VIO is turned on later than the VC, it is recommend to connect a pull-up resistor about 500kΩ between the VIO and the VC pins to avoid an indefinite state of the circuit) 2017/5 016005852-E-00 -9- [AP1018] 9.3 Protection Functions The AP1018 has penetration current prevention, thermal shutdown and under voltage detection circuits. • Penetration Current Prevention Circuit MOSFETs are turned off for both high side and low side during the dead time period that is when the penetration current prevention circuit is in operation. The dead time is included in the H-Bridge output delay time of the electrical characteristics. Figure 5 shows the signal timing images. VM Vfh OUTA/B (a) Motor (b) Vfl PGND INA/B Dead Time Dead Time H-side MOSFET ON OFF ON ON OFF ON L-side MOSFET OFF ON OFF OFF ON OFF OUTA/B Vfh VM Vfl PGND (a) Case for current is passed from external load to this IC VM PGND (b) Case for current is passed from this IC to external load Figure 5. Difference In Output Terminal By Load Current Direction • Thermal Shut Down (TSD) The AP1018 prevents damages from self-heating by setting OUTA and OUTB outputs Hi-Z when abnormal high temperature is detected. The AP1018 is able to return to normal operation as soon as the temperature drops to the level lower than the bottom detection threshold. Detect abnormal temp.⇒ OUTA/OUTB are Hi-Z Wait cool down (Hysteresis: 30°C typ) Motor driver operation return OUTA/OUTB are conform INA/INB Figure 6. Detection of Abnormal Heat and Returning Normal Operation 2017/5 016005852-E-00 - 10 - [AP1018] • Under Voltage Detection Circuits The H-bridge driver outputs become high-impedance by the under-voltage detection circuit (UVD) when the control power supply voltage (VC) is lower than the specified value. After the low-voltage detection, the H-bridge driver will be operational when the control power supply voltage (VC) exceeds the value of specified voltage VC UV + hysteresis voltage VC UVHYS (0.08Vtyp). □ Timing Chart VM VIO VCUV+VCUVHYS VC VCUV+VCUVHYS VCUV VCUV EN INA INB OUTA Hi-Z Hi-Z Hi-Z OUTB Hi-Z Hi-Z Hi-Z Standby Standby Brake Brake Standby Figure 7. Timing Chart of Input and Output (In Cace of Under Voltage Detection) 2017/5 016005852-E-00 - 11 - [AP1018] VM VIO VCUV VCUV+VCUVHYS VC TDET TDET ‐TDETHYS Temp TSD INA INB OUTA Hi-Z Hi-Z Hi-Z OUTB Hi-Z Hi-Z Hi-Z Standby Standby Standby Figure 8. Timing Chart of Input and Output (In Cace of TSD Detection) 2017/5 016005852-E-00 - 12 - [AP1018] 10. Recommended External Circuit ■ Recommended External Circuit 20 OUT1A 19 OUT1A VM1 21 3 16 CVIO VC CVC CL CH 4 CHL 15 VG 5 CVG VM 14 DGND 12 13 CVM OUT2A 11 8 OUT2B OUT2B OUT2A 6 10 EP(PGND) 7 PSAVE 17 VM2 EN 18 2 9 IN2B VIO VIO VC VM2 IN2A 22 1 IN1B 23 24 IN1A VM VM1 OUT1B VIO MCU OUT1B CVM MOTOR VM MOTOR Figure 9. Recommended External Circuit ■ Recommended External Components Items Symbol min typ max Unit Remark Motor Driver Power Supply CVM 1.0 µF (decoupling capacitor) VC Control Power Supply Ceramic Capacitor CVC 0.1 1.0 µF (decoupling capacitor) (Note 10) VIO Control Power Supply CVIO 0.1 1.0 µF (decoupling capacitor) Charge Pump Capacitor 1 Ceramic Capacitor CVG 0.047 0.1 0.22 µF Charge Pump Capacitor 2 Ceramic Capacitor CHL 0.047 0.1 0.22 µF Note 10. Above values are examples. Please choose appropriate external components for your system board. Note 11. VM1 (pin No. 21 and 22) and VM2 (pin No. 9 and 10) should be connected to the same power supply voltage. Note 12. The exposed pad should be connected to the DGND pin for heat dissipation. 2017/5 016005852-E-00 - 13 - [AP1018] 11. Package ■ ■ Outline Dimensions 24-pin QFN (Unit mm) Recommended Land Pattern AP1018AEN: 24-pin QFN Package 4.6 3.0 0.22±0.05 2.6 4.6 3.0 2.6 φ0.3 Thermal Via 0.2 [unit: mm] 2017/5 016005852-E-00 - 14 Detailed diagram of A [AP1018] ■ Marking (2) 1018 YWW A (1) (3) (4) (5) (1) (2) (3) (4) (5) No.1 pin Indication Market No Year Code (last digit of the year) Week Code Management Code 12. Ordering Guide AP1018AEN -30 ~ 85°C 24-pin QFN 2017/5 016005852-E-00 - 15 - [AP1018] 13. Revision History Date (YY/MM/DD) 17/05/29 Revision 00 Page - Contents First Edition 2017/5 016005852-E-00 - 16 - [AP1018] IMPORTANT NOTICE 0. 1. 2. 3. 4. 5. 6. 7. Asahi Kasei Microdevices Corporation (“AKM”) reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document (“Product”), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing. Though AKM works continually to improve the Product’s quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM 2017/5 016005852-E-00 - 17 -
AP1018AEN 价格&库存

很抱歉,暂时无法提供与“AP1018AEN”相匹配的价格&库存,您可以联系我们找货

免费人工找货
AP1018AEN
  •  国内价格 香港价格
  • 1+18.153661+2.17980
  • 10+11.3486310+1.36269
  • 25+9.5652225+1.14855
  • 100+7.54300100+0.90573
  • 250+6.55017250+0.78652
  • 500+5.93953500+0.71319

库存:585

AP1018AEN
  •  国内价格 香港价格
  • 1000+5.564771000+0.66819
  • 2000+5.193842000+0.62365
  • 5000+4.934155000+0.59247
  • 10000+4.7486510000+0.57020

库存:585