0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
AM29LV081B-90FIB

AM29LV081B-90FIB

  • 厂商:

    AMD(超威)

  • 封装:

  • 描述:

    AM29LV081B-90FIB - 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Sector Erase Flash Memory - Advanced M...

  • 详情介绍
  • 数据手册
  • 价格&库存
AM29LV081B-90FIB 数据手册
ADVANCE INFORMATION Am29LV081B 8 Megabit (1 M x 8-Bit) CMOS 3.0 Volt-only Sector Erase Flash Memory DISTINCTIVE CHARACTERISTICS s Optimized architecture for Miniature Card and mass storage applications s Single power supply operation — Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications — Regulated voltage range: 3.0 to 3.6 volt read and write operations and for compatibility with high performance 3.3 volt microprocessors s Manufactured on 0.35 µm process technology — Compatible with 0.5 µm Am29LV081 device s High performance — Full voltage range: access times as fast as 80 ns — Regulated voltage range: access times as fast as 70 ns s Ultra low power consumption (typical values at 5 MHz) — 200 nA Automatic Sleep mode current — 200 nA standby mode current — 7 mA read current — 15 mA program/erase current s Flexible sector architecture — Sixteen 64 Kbyte sectors — Supports full chip erase — Sector Protection features: A hardware method of locking a sector to prevent any program or erase operations within that sector Sectors can be locked in-system or via programming equipment Temporary Sector Unprotect feature allows code changes in previously locked sectors s Unlock Bypass Program Command — Reduces overall programming time when issuing multiple program command sequences s Embedded Algorithms — Embedded Erase algorithm automatically preprograms and erases the entire chip or any combination of designated sectors — Embedded Program algorithm automatically writes and verifies data at specified addresses s Minimum 1,000,000 write cycle guarantee per sector s Package option — 40-pin TSOP s Compatibility with JEDEC standards — Pinout and software compatible with singlepower supply Flash — Superior inadvertent write protection s Data# Polling and toggle bits — Provides a software method of detecting program or erase operation completion s Ready/Busy# pin (RY/BY#) — Provides a hardware method of detecting program or erase cycle completion s Erase Suspend/Erase Resume — Suspends an erase operation to read data from, or program data to, a sector that is not being erased, then resumes the erase operation s Hardware reset pin (RESET#) — Hardware method to reset the device to reading array data This document contains information on a product under development at Advanced Micro Devices. The information is intended to help you evaluate this product. AMD reserves the right to change or discontinue work on this proposed product without notice. Publication# 21525 Rev: A Amendment/0 Issue Date: January 1998 Refer to AMD’s Website (www.amd.com) for the latest information. ADVANCE INFORMATION GENERAL DESCRIPTION The Am29LV081B is an 8 Mbit, 3.0 volt-only Flash memory organized as 1,048,576 bytes. The device is offered in a 40-pin TSOP package. The byte-wide (x8) data appears on DQ7–DQ0. This device requires only a single, 3.0 volt VCC supply to perform read, program, and erase operations. A standard EPROM programmer can also be used to program and erase the device. This device is manufactured using AMD’s 0.35 µ m process technology, and offers all the features and benefits of the Am29LV081, which was manufactured using 0 . 5 µ m p r o c e s s t e c h n o l o gy. I n a d d i t i o n , t h e Am29LV081B features unlock bypass programming and in-system sector protection/unprotection. The standard device offers access times of 70, 80, 90, and 120 ns, allowing high speed microprocessors to operate without wait states. To eliminate bus contention the device has separate chip enable (CE#), write enable (WE#) and output enable (OE#) controls. The device requires only a single 3.0 volt power supply for both read and write functions. Internally generated and regulated voltages are provided for the program and erase operations. The device is entirely command set compatible with the JEDEC single-power-supply Flash standard. Commands are written to the command register using standard microprocessor write timings. Register contents serve as input to an internal state-machine that controls the erase and programming circuitry. Write cycles also internally latch addresses and data needed for the programming and erase operations. Reading data out of the device is similar to reading from other Flash or EPROM devices. Device programming occurs by executing the program command sequence. This initiates the E mbedded Program algorithm—an internal algorithm that automatically times the program pulse widths and verifies proper cell margin. The Unlock Bypass mode facilitates faster programming times by requiring only two write cycles to program data instead of four. Device erasure occurs by executing the erase command sequence. This initiates the Embedded Erase algorithm—an internal algorithm that automatically preprograms the array (if it is not already programmed) before executing the erase operation. During erase, the device automatically times the erase pulse widths and verifies proper cell margin. The host system can detect whether a program or erase operation is complete by observing the RY/BY# pin, or by reading the DQ7 (Data# Polling) and DQ6 (toggle) status bits. After a program or erase cycle has been completed, the device is ready to read array data or accept another command. The sector erase architecture allows memory sectors to be erased and reprogrammed without affecting the data contents of other sectors. The device is fully erased when shipped from the factory. Hardware data protection measures include a low VCC detector that automatically inhibits write operations during power transitions. The hardware sector protection feature disables both program and erase operations in any combination of the sectors of memory. This can be achieved in-system or via programming equipment. The Erase Suspend feature enables the user to put erase on hold for any period of time to read data from, or program data to, any sector that is not selected for erasure. True background erase can thus be achieved. The hardware RESET# pin terminates any operation in progress and resets the internal state machine to reading array data. The RESET# pin may be tied to the system reset circuitry. A system reset would thus also reset the device, enabling the system microprocessor to read the boot-up firmware from the Flash memory. The device offers two power-saving features. When addresses have been stable for a specified amount of time, the device enters the a utomatic sleep mode. The system can also place the device into the standby mode. Power consumption is greatly reduced in both these modes. AMD’s Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality, reliability and cost effectiveness. The device electrically erases all bits within a sector simultaneously via Fowler-Nordheim tunneling. The data is programmed using hot electron injection. 2 Am29LV081B ADVANCE INFORMATION PRODUCT SELECTOR GUIDE Family Part Number Speed Options Regulated Voltage Range: VCC =3.0–3.6 V Full Voltage Range: VCC = 2.7–3.6 V Max access time, ns (tACC) Max CE# access time, ns (tCE) Max OE# access time, ns (tOE) 70 70 30 -70R -80 80 80 30 -90 90 90 35 -120 120 120 50 Am29LV081B Note: See “AC Characteristics” for full specifications. BLOCK DIAGRAM RY/BY# VCC VSS RESET# Erase Voltage Generator Input/Output Buffers Sector Switches DQ0–DQ7 WE# State Control Command Register PGM Voltage Generator Chip Enable Output Enable Data STB CE# OE# STB VCC Detector Timer Address Latch Y-Decoder Y-Gating X-Decoder Cell Matrix A0–A19 21525A-1 Am29LV081B 3 ADVANCE INFORMATION CONNECTION DIAGRAMS A16 A15 A14 A13 A12 A11 A9 A8 WE# RESET# NC RY/BY# A18 A7 A6 A5 A4 A3 A2 A1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Standard TSOP 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 A17 VSS NC A19 A10 DQ7 DQ6 DQ5 DQ4 VCC VCC NC DQ3 DQ2 DQ1 DQ0 OE# VSS CE# A0 A17 VSS NC A19 A10 DQ7 DQ6 DQ5 DQ4 VCC VCC NC DQ3 DQ2 DQ1 DQ0 CE# VSS CE# A0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 Reverse TSOP 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 A16 A15 A14 A13 A12 A11 A9 A8 WE# RESET# NC RY/BY# A18 A7 A6 A5 A4 A3 A2 A1 21525A-2 4 Am29LV081B ADVANCE INFORMATION PIN CONFIGURATION A0–A19 = 20 addresses DQ0–DQ7 = 8 data inputs/outputs CE# OE# WE# RESET# RY/BY# VCC = Chip enable = Output enable = Write enable = Hardware reset pin, active low = Ready/Busy# output = 3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage supply tolerances) = Device ground = Pin not connected internally LOGIC SYMBOL 20 A0–A19 DQ0–DQ7 8 CE# OE# WE# RESET# RY/BY# VSS NC 21525A-3 Am29LV081B 5 ADVANCE INFORMATION ORDERING INFORMATION Standard Products AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of the elements below. Am29LV081B -70R E C OPTIONAL PROCESSING Blank = Standard Processing B = Burn-in (Contact an AMD representative for more information) TEMPERATURE RANGE C = Commercial (0°C to +70°C) I = Industrial (–40°C to +85°C) E = Extended (–55°C to +125°C) PACKAGE TYPE E = 40-Pin Thin Small Outline Package (TSOP) Standard Pinout (TS 040) F = 40-Pin Thin Small Outline Package (TSOP) Reverse Pinout (TSR040) SPEED OPTION See Product Selector Guide and Valid Combinations DEVICE NUMBER/DESCRIPTION Am29LV081B 8 Megabit (1 M x 8-Bit) CMOS Flash Memory 3.0 Volt-only Read, Program, and Erase Valid Combinations Am29LV081B-70R VCC = 3.0–3.6 V Am29LV081B-80 Am29LV081B-100 Am29LV081B-120 EC, EI, EE, FC, FI, FE EC, EI, FC, FI Valid Combinations Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations. Trademarks Copyright © 1998 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD logo, and combinations thereof are registered trademarks of Advanced Micro Devices, Inc. ExpressFlash is a trademark of Advanced Micro Devices, Inc. Product names used in this publication are for identification purposes only and may be trademarks of their respective companies. 6 Am29LV081B
AM29LV081B-90FIB
1. 物料型号: - Am29LV081B

2. 器件简介: - Am29LV081B是一款8兆位(1M x 8位)的CMOS 3.0伏特单电源扇区擦除闪存。此设备以40引脚TSOP封装提供,数据宽度为8位(DQ7-DQ0)。仅需要单一3.0伏特电源就能执行读取、编程和擦除操作,并且可以使用标准的EPROM编程器来编程和擦除。

3. 引脚分配: - A0-A19:20个地址线 - DQ0-DQ7:8个数据输入/输出 - CE#:芯片使能 - OE#:输出使能 - WE#:写使能 - RESET#:硬件复位引脚,低电平有效 - RY/BY#:就绪/忙输出 - VCC:3.0伏特单电源(具体速度选项和电压供应容差见产品选择指南) - VSS:地 - NC:未连接

4. 参数特性: - 优化架构适用于小型卡和大容量存储应用 - 单电源操作,全电压范围2.7至3.6伏特读写操作 - 制造工艺为0.35微米,兼容0.5微米Am29LV081设备 - 高性能,全电压范围访问时间快至80纳秒,规定电压范围访问时间快至70纳秒 - 超低功耗,自动睡眠模式电流200纳安,待机模式电流200纳安,读电流7毫安,编程/擦除电流15毫安 - 灵活的扇区架构,16个64K字节扇区,支持全芯片擦除 - 扇区保护功能:硬件方法锁定扇区以防止任何编程或擦除操作 - 嵌入式算法:自动预编程和擦除整个芯片或任何指定扇区组合

5. 功能详解: - 设备编程通过执行编程命令序列进行,启动嵌入式编程算法,自动计时编程脉冲宽度并验证适当的单元边距。 - 设备擦除通过执行擦除命令序列进行,启动嵌入式擦除算法,自动预编程阵列(如果尚未编程)然后执行擦除操作。 - 主机系统可以通过观察RY/BY#引脚或读取DQ7(数据轮询)和DQ6(切换)状态位来检测编程或擦除操作是否完成。

6. 应用信息: - 设备适用于需要快速微处理器操作而无需等待状态的应用,以消除总线争用,并具有独立的芯片使能(CE#)、写使能(WE#)和输出使能(OE#)控制。

7. 封装信息: - 40引脚TSOP封装,与JEDEC标准兼容,引脚和软件兼容单电源闪存。
AM29LV081B-90FIB 价格&库存

很抱歉,暂时无法提供与“AM29LV081B-90FIB”相匹配的价格&库存,您可以联系我们找货

免费人工找货