0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
AME8755

AME8755

  • 厂商:

    AMETHERM

  • 封装:

  • 描述:

    AME8755 - High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO - AMETHERM Circuit Protection Thermi...

  • 数据手册
  • 价格&库存
AME8755 数据手册
AME AME8755 n General Description The AME8755 is highly accurate, dual channel, high PSRR, low quiescent current CMOS LDO. The AME8755 includes a reference voltage source, error amplifiers, over current limit and thermal shutdown and consumes only 70µA(typical) quiescent current at no load with both channels enabled. The EN function allows the output of each channel to be turned on and off independently. High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO n Typical Application VOUT 2 EN2 VIN IN OUT2 AME8755 OUT1 VOUT1 C2 1µF C3 1µF EN1 C1 1µF GND n Features l Guaranteed 150mA Output l Accurate to within + 2% l 1.2V to 3.3V Factory-Preset Output l Over Current Protection l Over Temperature Shutdown l High PSRR (Typ. 70dB) l Low Quiescent Current (Typ. 70µA) l All AME's Green Products Meet RoHS Standards. n Applications l Mobile Phones l Digital Cameras l PDAs l Wireless LAN Applications Rev. A.01 1 AME AME8755 n Function Block Diagram High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO EN2 Overcurrent Limit OUT2 Bandgap Reference Thermal Shutdown IN Overcurrent Limit OUT1 EN1 GND 2 Rev. A.01 AME AME8755 n Pin Configuration SOT-26 Top View 6 5 4 High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO SOT-26 Top View AME8755-AEYxxxxxx 1. OUT1 2. IN 3. OUT2 4. EN2 5. GND 6 5 4 AME8755-BEYxxxxxx 1. EN1 2. IN AME8755 AME8755 3. EN2 4. OUT2 5. GND 1 2 3 6. EN1 * Die Attach: Conductive Epoxy 1 2 3 6. OUT1 * Die Attach: Conductive Epoxy Rev. A.01 3 AME AME8755 n Pin Description Pin Name OUT1 High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Pin Description LDO voltage regulator output pin. It should be decoupled with a 1µF or greater value low ESR ceramic capacitor. Input voltage pin. It should be decoupled with 1µF or greater capacitor. LDO voltage regulator output pin. It should be decoupled with a 1µF or greater value low ESR ceramic capacitor. Enable pin. When pulled low, the PMOS pass transistor turns off OUT2, current consuming less than 1µA. Ground connection pin. Enable pin. When pulled low, the PMOS pass transistor turns off OUT1, current consuming less than 1µA. IN OUT2 EN2 GND EN1 4 Rev. A.01 AME AME8755 n Ordering Information AME8755 - x x x xxx xxx High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Output Voltage 2 Output Voltage 1 Number of Pins Package Type Pin Configuration Pin Configuration A (SOT-26) Package Type E: SOT-2X Number of Pins Y: 6 Output Voltage1 (Dual LDOs) 330: 300: 285: 280: 180: 120: 3.3V 3.0V 2.85V 2.8V 1.8V 1.2V Output Voltage2 (Dual LDOs) 330: 300: 285: 280: 180: 120: 3.3V 3.0V 2.85V 2.8V 1.8V 1.2V 1. OUT1 2. IN 3. OUT2 4. EN2 5. GND 6. EN1 1. EN1 2. IN 3. EN2 4. OUT2 5. GND 6. OUT1 B (SOT-26) Rev. A.01 5 AME AME8755 n Available Options Part Number AME8755-AEY180280 AME8755-BEY180280 High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Marking BXHMXX BYGMXX Output Voltage VOUT1=1.8V VOUT2=2.8V VOUT1=1.8V VOUT2=2.8V Package SOT-26 SOT-26 Operating Ambient Temperature Range -40OC to +85OC -40OC to +85OC Note: 1. The first 3 places represent product code. It is assigned by AME such as BXH. 2. A bar on top of first letter represents Green Part such as BXH. 3. The last 3 places MXX represent Marking Code. It contains M as date code in "month", XX as LN code and that is for AME internal use only. Please refer to date code rule section for detail information. 4. Please consult AME sales office or authorized Rep./Distributor for the availability of output voltage and package type. 6 Rev. A.01 AME AME8755 n Absolute Maximum Ratings Parameter Input Voltage Output Current Output Voltage High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Maximum -0.3 to +6 PD / [2V IN -(V OUT1+VOUT2)] GND-0.3 to VIN +0.3 Unit V mA V Caution: Stress above the listed absolute maximum rating may cause permanent damage to the device. n Recommended Operating Conditions Parameter Ambient Temperature Range Junction Temperature Range Storage Temperature Range Symbol TA TJ TSTG Rating -40 to +85 -40 to +125 -65 to +150 Unit o C n Thermal Information Parameter Thermal Resistance* (Junction to Case) Thermal Resistance (Junction to Ambient) Internal Power Dissipation Solder Iron (10Sec)** SOT-26 Conductive Epoxy Package Die Attach Symbol θ JC θJA PD Maximum 81 Unit o C/W 260 400 350 mW o C * Measure θJC on backside center of molding compund if IC has no tab. ** MIL-STD-202G 210F Rev. A.01 7 AME AME8755 n Electrical Specifications VIN = VOUT + 1V or 2.7V, whichever is higher, where VOUT is the higher one of VOUT1(nom) and VOUT2(nom) , IOUT = 1mA, VEN = VIN and COUT = 1µF(X7R), CIN = 1µF unless otherwise noted. Typical values are at TA = 25oC. Parameter Input Voltage Output Voltage Accuracy Output Current Quiescent Current Symbol VIN VOUT IOUT IQ VEN = VIN , IOUT = 0mA 3.00V ≦ VOUT ≦ 3.30V Dropout Voltage VDROP IOUT=150mA 2.50V ≦ VOUT ≦ 2.95V 2.20V ≦ VOUT ≦ 2.45V VOUT ≦ 2.15V Output Voltage Line Regulation REGLINE (Note2) Output Voltage Load Regulation (Note3) Output Current Limit Shutdown Current Power Supply Ripple Rejection Enable High (enabled) Enable Low (shutdown) Enable Pin Current (enabled) Thermal Shutdown Temperature REGLOAD ILIM ISHDN PSRR VEN(HI) VEN(LO) IEN TSHDN TRS Note 1. For VOUT ≦ 2.15V, VDROP=2.7V-V OUT Note 2. (△ VOUT/△ VIN)*% / VOUT Note 3. (△ VOUT/VOUT)*% / △ IOUT VOUT+Vdrop< VIN < 5.5V, where VOUT is the higher one of VOUT1(nom) and VOUT2(nom) 1mA < IOUT < 150mA ROUT = 1Ω VEN = 0V, VIN(min) < VIN < VIN(max) f = 1kHz, IOUT = 1mA VIN(min) < VIN < VIN(max) VIN(min) < VIN < VIN(max) VEN = VIN Shutdown, temperature increasing Restore, temperature decreasing 1.4 0 0.1 160 140 -0.005 300 0.0025 550 0.1 70 VIN 0.4 1 1 0.005 %/mA mA µA dB V V µA O High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Test Conditions Min 2.7 -2 Typ Max 5.5 2 Units V % mA µA 150 70 250 300 350 Note 1 120 350 450 550 mV -0.1 0.025 0.1 %/V C 8 Rev. A.01 AME AME8755 n Detailed Description The AME8755 contains two PMOS pass transistors, a reference voltage source, error amplifiers, over current protection, and thermal shutdown. The P-channel pass transistor receives data from the error amplifier, over current limit, and thermal protection circuits. During normal operation, the error amplifier compares the output voltage to a precision reference. The output voltages are controlled and stabilized by a system of negative feedback. The AME8755 requires an output capacitor connected between the output and ground to stabilize the internal control loops. The minimum recommended output capacitor is 1µF. The IC's internal circuitry can be turned on and off via the signal from the EN1 and EN2 pins, for example: OUT1 is turned on when EN1 is greater than 1.4V. And OUT1 is turned off when EN1 is less than 0.4V, resulting in greatly reduced power consumption, same operation for EN2 and OUT2. The AME8755's over current limit and thermal shutdown protection prevent the IC from damaging. The internal over current protection helps protect the regulator during fault conditions. During over current protection, the output will be pulled down and source a nearly fixed amount of current that is largely independent of the output voltage. Thermal shutdown protection disables both outputs when the junction temperature of either channel rises to approximately 160oC, allowing the device to cool. When the junction temperature cools to approximately 140oC, the output circuitry is again enabled. This limits the dissipation of the regulator, protecting it from damage due to over heating. High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Rev. A.01 9 AME AME8755 VOUT vs. Temperature 1.845 1.833 1.821 1.809 2.884 2.861 2.838 2.815 High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO VOUT vs. Temperature V OU T (V ) 1.785 1.773 1.761 1.749 1.737 1.725 -40 -25 -10 +5 +20 +35 +50 V OU T (V ) 1.797 2.792 2.769 2.746 2.723 V OUT = 1.8V IOUT = 1 mA +65 +80 +95 +110 +125 o 2.700 2.677 2.654 -40 -25 -10 +5 +20 V OUT = 2.8V IOUT = 1 mA +35 +50 +65 +80 +95 +110 +125 Temperature ( C) Temperature (o C) VDROPOUT vs. Temperature 300 285 270 255 IQ vs. Temperature 120 110 100 90 I OUT =1mA IOUT=150mA VD ROPOU T (V ) 225 210 195 180 165 150 -40 -25 -10 +5 +20 +35 +50 I Q (µ A) V OUT = 2.8V IOUT = 150mA +65 +80 +95 +110 +125 o 240 80 70 60 50 40 30 20 -40 -25 - 10 +5 Temperature ( C) Temperature ( C) Line Transient Response +20 +35 + 50 +65 o +80 +95 +110 +125 Line Transient Response VI N (1V /DIV) VOU T (20mA/ DIV) VIN (1V/DIV) TIME (400µSec/DIV) 10 VO UT (20mA/DIV) VIN = 2.8V~5.5V I OUT = 1mA VOUT = 1.8V VIN = 3.8V~5.5V I OUT = 1mA V OUT = 2.8V TIME (400µSec/DIV) Rev. A.01 AME AME8755 Load Transient Response High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO Load Transient Response IL (50 mA/D IV) TIME (40µSec/DIV) V IN = 2.8V VOUT = 1.8V I OUT = 1mA~150mA I L (50mA/ DIV) TIME (40µSec/DIV) VIN =3.8V VOUT = 2.8V IOUT = 1mA~150mA Power Supply Rejection Ratio 100 90 80 70 100 VIN ( 100mV/ DI V) VIN (1 00mV/ DIV) Power Supply Rejection Ratio 90 V IN = 3.8V V OUT = 1 .8V IOUT =1mA IOUT =10mA P S RR (dB) 80 70 60 50 40 30 20 10 0 V IN = 3.8V VOUT = 2.8V IOUT =1mA IOUT =10mA P S RR (dB) 60 50 40 30 20 10 0 1K 10K IOUT =30mA I OUT=100mA I OUT=30mA IOUT=100mA 100K 1M 1K 10K 100K 1M Frequency (Hz) Frequency (Hz) Rev. A.01 11 AME AME8755 n Date Code Rule Month Code 1: January 7: July 2: February 8: August 3: March 9: September 4: April A: October 5: May B: November 6: June C: December Marking A M A M A M A M A M A M A M A M A M A M Year xxx0 xxx1 xxx2 xxx3 xxx4 xxx5 xxx6 xxx7 xxx8 xxx9 High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO A A A A A A A A A A A A A A A A A A A A X X X X X X X X X X X X X X X X X X X X n Tape and Reel Dimension SOT-26 P W AME PIN 1 AME Carrier Tape, Number of Components Per Reel and Reel Size Package SOT-26 Carrier Width (W) 8.0±0.1 mm Pitch (P) 4.0±0.1 mm Part Per Full Reel 3000pcs Reel Size 180±1 mm 12 Rev. A.01 AME AME8755 n Package Dimension SOT-26 Top View D e Side View θ1 High PSRR, Low Quiescent Current, 150mA Dual CMOS LDO SYMBOLS A A1 b D E e H L θ1 S1 MILLIMETERS MIN 0.90 0.00 0.30 2.70 1.40 INCHES MIN 0.0354 0.0000 0.0118 0.1063 0.0551 MAX 1.30 0.15 0.55 3.10 1.80 MAX 0.0512 0.0059 0.0217 0.1220 0.0709 H E L PIN 1 S1 1.90 BSC 2.60 3.00 0.07480 BSC 0.10236 0.11811 0.0146BSC o 0.37BSC 0 o Front View A 10 0 o 10 o 0.95BSC 0.0374BSC b Rev. A.01 A1 13 www.ame.com.tw E-Mail: sales@ame.com.tw Life Support Policy: These products of AME, Inc. are not authorized for use as critical components in life-support devices or systems, without the express written approval of the president of AME, Inc. AME, Inc. reserves the right to make changes in the circuitry and specifications of its devices and advises its customers to obtain the latest version of relevant information. © AME, Inc. , February 2009 Document: 1263-DS8755-A.01 Corporate Headquarter AME, Inc. 2F, 302 Rui-Guang Road, Nei-Hu District Taipei 114, Taiwan. Tel: 886 2 2627-8687 Fax: 886 2 2659-2989
AME8755 价格&库存

很抱歉,暂时无法提供与“AME8755”相匹配的价格&库存,您可以联系我们找货

免费人工找货