0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
APW1681JC-TU

APW1681JC-TU

  • 厂商:

    ANPEC(茂达电子)

  • 封装:

  • 描述:

    APW1681JC-TU - 3-Channel Power Supply Supervisor - Anpec Electronics Coropration

  • 数据手册
  • 价格&库存
APW1681JC-TU 数据手册
APW1681 3-Channel Power Supply Supervisor Features Over Voltage Protection and Lock Out for ! 3.3 V, 5 V, and 12 V General Description The APW1681 is designed to minimize the external components of personal-computer switching power supply systems. It provides protection circuits, power good indicator, fault protection output FPO and PSON control. OVP (over voltage protection) monitors 3.3V, 5 V, and 12 V (12 V OV detects via V CC terminal). UVP (under voltage protection) monitors 3.3V and 5V. When an OV or UV condition is detected, the PGO (power good output) is set to low and FPO is latched to high. PSON from low to high resets the protection latch. There is a 2.36ms turn-off delay from PSON to FPO . There is no delay during turn on. Power good feature monitors PGI, 3.3V and 5V under voltages, and issues a power good signal when they are ready. • • ! Under Voltage Protection and Lock Out for 3.3 V and 5 V Fault Protection Output with Open Drain ! Output Stage • • ! Open Drain Power Good Output Signal for Power Good Input, 3.3 V and 5 V 300 ms Power Good Delay 2.36 ms PSON Control to FPO Turn-Off Delay 38 ms PSON Control Debounce • • • • 75 ms Delay for 3.3V and 5V Under Voltage ! Protection • • • 73 µs Width Noise Deglitches Wide Power Supply Voltage Range from 4 V to 15 V Intelligent Under Voltage Protection to Pre vent Instantaneously AC Power Black Out Pin Description Applications • PC Switching Power Supply PGI GND FPO PSON 1 2 3 4 8 7 6 5 PGO VCC VS5 VS33 Ordering Information APW1681 Handling Code Temp. Range Package Code Package Code J : DIP - 8 Temp. Range C : 0 to 70 °C Handling Code TU : Tube ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders. Copyright  ANPEC Electronics Corp. Rev. A.2 - Feb., 2001 1 www.anpec.com.tw APW1681 Block Diagram VCC VREF 12 OV + RL=100kΩ VS5 R POR Reset Vreg VDD=3.5V Bandgap Reference VREF 1.192V R 5 OV 73µs Debounce 73µs Debounce RTT R SQ FPO VREF + RL=100kΩ VS33 R 2.36 ms Delay EN Reset Dominent Latch Reset 38ms Debounce VDD 150µA PSON VREF 3.3 OV + 75ms Delay EN Counter R RL=100kΩ 3.3 UV VREF + VREF 5 UV + R PGO 300ms EN Delay Counter GND 73µs Debounce VREF PGI + Absolute Maximum Ratings Symbol V CC VS5, VS33 FPO PSON PGI PGO TA T STG TL Parameter Supply Voltage 5V and 3.3V Input Voltage(Note 1) Fault Protection Output Voltage ON/O FF Control Input Voltage(Note 1) Power G ood Input Voltage(Note 1) Power G ood O utput Voltage(Note 1) Am bient Tem perature Range Storage Tem perature R ange Lead Temperature (Soldering, 10 second) Rating 16 8 16 8 8 8 0 to 70 -65 to +150 260 Unit V V V V V V °C °C °C Note 1: For a short period (
APW1681JC-TU 价格&库存

很抱歉,暂时无法提供与“APW1681JC-TU”相匹配的价格&库存,您可以联系我们找货

免费人工找货