AT17N010-10SC

Features • EE Programmable 262,144 x 1-, 524,288 x 1-, 1,048,576 x 1-, 2,097,152 x 1-, and • • • • • • • • 4,194,304 x 1-bit Serial Memories Designed to Store Configuration Programs for Field Programmable Gate Arrays (FPGAs) Available as a 3.3V (±10%) Commercial and Industrial Version Simple Interface to SRAM FPGAs Pin Compatible with Xilinx® XC17SXXXA and XC17SXXXXL PROMs Compatible with Xilinx Spartan®-II, Spartan-IIE and Spartan XL FPGAs in Master Serial Mode Very Low-power CMOS EEPROM Process Available in 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP Packages for a Specific Density Low-power Standby Mode High-reliability – Endurance: Minimum 10 Write Cycles – Data Retention: 20 Years at 85°C FPGA Configuration Memory AT17N256 AT17N512 AT17N010 AT17N002 AT17N040 3.3V System Support Description The AT17N series FPGA Configuration EEPROM (Configurators) provide an easy-touse, cost-effective configuration memory for Field Programmable Gate Arrays. The AT17N series device is packaged in the 8-lead PDIP, 8-lead SOIC, 20-lead SOIC and 44-lead TQFP, see Table 1. The AT17N series Configurators uses a simple serialaccess procedure to configure one or more FPGA devices. The AT17N series configurators can be programmed with industry-standard programmers, Atmel’s ATDH2200E Programming Kit or Atmel’s ATDH2225 ISP Cable and factory programming. Table 1. AT17N Series Packages Package 8-lead PDIP 8-lead SOIC 20-lead SOIC 44-lead TQFP AT17N256 Yes Yes Yes – AT17N512/ AT17N010 Yes – Yes – AT17N002 – – Yes Yes AT17N040 – – – Yes 3020C–CNFG–08/07 1 Pin Configuration 8-lead SOIC DATA CLK RESET/OE CE 1 2 3 4 8 7 6 5 VCC VCC (SER_EN) DC GND 8-lead PDIP DATA CLK RESET/OE CE 1 2 3 4 8 7 6 5 VCC VCC (SER_EN) DC GND 20-lead SOIC DATA NC CLK NC NC NC NC RESET/OE NC CE 1 2 3 4 5 6 7 8 9 10 20 19 18 17 16 15 14 13 12 11 VCC NC VCC (SER_EN) NC NC NC NC DC NC GND 2 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 44 TQFP NC CLK NC NC DATA NC VCC NC NC VCC (SER_EN) NC 44 43 42 41 40 39 38 37 36 35 34 NC NC NC NC NC NC DC NC NC NC NC 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 33 32 31 30 29 28 27 26 25 24 23 NC NC NC NC NC NC NC NC NC NC DC NC RESET/OE NC CE NC NC GND NC NC DC NC 3 3020C–CNFG–08/07 Block Diagram SER_EN POWER ON RESET Device Description The control signals for the configuration EEPROM (CE, RESET/OE and CCLK) interface directly with the FPGA device control signals. All FPGA devices can control the entire configuration process and retrieve data from the configuration EEPROM without requiring an external intelligent controller. The configuration EEPROM RESET/OE and CE pins control the tri-state buffer on the DATA output pin and enable the address counter. When RESET/OE is driven High, the configuration EEPROM resets its address counter and tri-states its DATA pin. The CE pin also controls the output of the AT17N series configurator. If CE is held High after the RESET/OE reset pulse, the counter is disabled and the DATA output pin is tri-stated. When OE i s subsequently driven Low, the counter and the DATA output pin are enabled. When RESET/OE is driven High again, the address counter is reset and the DATA output pin is tri-stated, regardless of the state of CE. Upon power-up, the address counter is automatically reset. 4 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 Pin Description AT17N256 8 DIP/ SOIC 1 2 3 4 5 O O I 6 – 7 8 20 SOIC 1 3 8 10 11 13 – 18 20 8 DIP 1 2 3 4 5 6 – 7 8 AT17N512/ AT17N010 20 SOIC 1 3 8 10 11 13 – 18 20 AT17N002 20 SOIC 1 3 8 10 11 13 – 18 20 44 TQFP 40 43 13 15 18 21 23 35 38 AT17N040 44 TQFP 40 43 13 15 18 21 23 35 38 Name DATA CLK RESET/OE CE GND DC DC VCC(SER_EN) VCC I/O I/O I I I DATA CLK RESET/OE Three-state DATA output for configuration. Open-collector bi-directional pin for programming. Clock input. Used to increment the internal address and bit counter for reading and programming. Output Enable (active High) and RESET (active Low) when SER_EN is High. A Low level on RESET/OE resets both the address and bit counters. A High level (with CE Low) enables the data output driver. The logic polarity of this input is programmable as either RESET/OE or RESET/OE. For most applications, RESET should be programmed active Low. This document describes the pin as RESET/OE. Chip Enable input (active Low). A Low level (with OE High) allows CLK to increment the address counter and enables the data output driver. A High level on CE disables both the address and bit counters and forces the device into a low-power standby mode. Note that this pin will not enable/disable the device in the Two-Wire Serial Programming mode (SER_EN Low). Ground pin. A 0.2 µF decoupling capacitor between VCC and GND is recommended. Serial enable must be held High during FPGA loading operations. Bringing SER_EN Low enables the Two-Wire Serial Programming Mode. For non-ISP applications, SER_EN should be tied to VCC. 3.3V (±10%) Commercial and Industrial power supply pin. NC pins are No Connect pins, which are not internally bonded out to the die. DC pins are No Connect pins internally connected to the die. It is not recommended to connect these pins to any external signal. CE GND VCC(SER_EN) VCC NC DC 5 3020C–CNFG–08/07 FPGA Master Serial Mode Summary The I/O and logic functions of any SRAM-based FPGA are established by a configuration program. The program is loaded either automatically upon power-up, or on command, depending on the state of the FPGA mode pins. In Master mode, the FPGA automatically loads the configuration program from an external memory. The AT17N Serial Configuration EEPROM has been designed for compatibility with the Master Serial mode. This document discusses the master serial mode configuration of Atmel AT17N series configuration memories, pin compatible with Spartan-II, Spartan-IIE and Spartan XL OTP PROMs. Control of Configuration Most connections between the FPGA device and the AT17N Serial EEPROM are simple and self-explanatory. • • • • The DATA output of the AT17N series configurator drives DIN of the FPGA devices. The master FPGA CCLK output drives the CLK input of the AT17N series configurator. SER_EN must be connected to VCC (except during ISP). The CE and OE/Reset are driven by the FPGA to enable output data buffer of the EEPROM. Programming Mode The programming mode is entered by bringing SER_EN Low. In this mode the chip can be programmed by the Two-Wire serial bus. The programming is done at VCC supply only. Programming super voltages are generated inside the chip. The AT17N series configurators enter a low-power standby mode whenever CE i s asserted High. In this mode, the AT17N256 configurator consumes less than 50 µA of current at 3.3V (100 µA for the AT17N512/010 and 200 µA for the AT17N002/040). Standby Mode 6 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 Absolute Maximum Ratings* Operating Temperature.................................... -40°C to +85 °C Storage Temperature ..................................... -65 °C to +150°C Voltage on Any Pin with Respect to Ground ..............................-0.1V to VCC +0.5V Supply Voltage (VCC) .......................................... 3.0V to +3.6V Maximum Soldering Temp. (10 sec. @ 1/16 in.).............260°C ESD (RZAP = 1.5K, CZAP = 100 pF)................................. 2000V *NOTICE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those listed under operating conditions is not implied. Exposure to Absolute Maximum Rating conditions for extended periods of time may affect device reliability. Operating Conditions 3.3V Symbol Description Commercial VCC Industrial Supply voltage relative to GND -0°C to +70°C Supply voltage relative to GND -40°C to +85°C Min 3.0 3.0 Max 3.6 3.6 Units V V 7 3020C–CNFG–08/07 DC Characteristics VCC = 3.3V ± 10% AT17N256 Symbol VIH VIL VOH VOL VOH VOL ICCA IL Description High-level Input Voltage Low-level Input Voltage High-level Output Voltage (IOH = -2.5 mA) Low-level Output Voltage (IOL = +3 mA) High-level Output Voltage (IOH = -2 mA) Low-level Output Voltage (IOL = +3 mA) Supply Current, Active Mode Input or Output Leakage Current (VIN = VCC or GND) Commercial ICCS Supply Current, Standby Mode Industrial -10 Industrial Commercial 2.4 0.4 5 10 50 100 -10 Min 2.0 0 2.4 0.4 2.4 0.4 5 10 100 100 -10 Max VCC 0.8 AT17N512/ AT17N010 Min 2.0 0 2.4 0.4 2.4 0.4 5 10 150 150 Max VCC 0.8 AT17N002/ AT17N040 Min 2.0 0 2.4 0.4 Max VCC 0.8 Units V V V V V V mA µA µA µA AC Characteristics VCC = 3.3V ± 10% AT17N256 Commercial Symbol TOE(1) TCE(1) TCAC TOH TDF(2) TLC THC TSCE THCE THOE FMAX Notes: (1) AT17N512/010/002/040 Commercial Min Max 50 55 55 0 55 50 25 25 30 0 25 10 15 25 25 35 0 25 10 0 50 Industrial Min Max 55 60 60 Units ns ns ns ns ns ns ns ns ns ns MHz Industrial Min Max 55 60 80 0 Description OE to Data Delay CE to Data Delay CLK to Data Delay Data Hold from CE, OE, or CLK CE or OE to Data Float Delay CLK Low Time CLK High Time CE Setup Time to CLK (to guarantee proper counting) CE Hold Time from CLK (to guarantee proper counting) OE High Time (guarantees counter is reset) Maximum Clock Frequency Min Max 50 60 75 0 55 25 25 35 0 25 10 25 25 60 0 25 1. AC test lead = 50 pF. 2. Float delays are measured with 5 pF AC loads. Transition is measured ± 200 mV from steady-state active levels. 8 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 AC Characteristics CE TSCE RESET/OE TLC CLK TOE TCE DATA TOH TCAC TOH TDF THC THOE TSCE THCE 9 3020C–CNFG–08/07 Thermal Resistance Coefficients(1) Package Type 8P3 Plastic Dual Inline Package (PDIP) θJC [°C/W] θJA [°C/W](2) θJC [°C/W] θJA [°C/W](2) θJC [°C/W] θJA [°C/W](2) θJC [°C/W] θJA [°C/W](2) – – – – 17 62 AT17N256 37 107 45 150 AT17N512/ AT17N010 37 107 – – AT17N002 – – – – AT17N040 – – – – – – 17 62 8S1 Plastic Gull Wing Small Outline (SOIC) 20S2 Plastic Gull Wing Small Outline (SOIC) 44A Thin Plastic Quad Flat Package (TQFP) Notes: 1. For more information refer to the “Thermal Characteristics of Atmel’s Packages”, available on the Atmel web site. 2. Airflow = 0 ft/min. 10 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 Figure 1. Ordering Code AT17N256-10PC Voltage 3.3V 10% + - Size (Bits) 256 = 256K 512 = 512K 010 = 1M 002 = 2M 040 = 4M Package Temperature C = Commercial P N S = 8P3 8P3 = 8S1 = 20S2 I = Industrial TQ = 44A Package Type 8P3 8S1 20S2 44A 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 20-lead, 0.300" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 44-lead, Thin (1.0 mm) Plastic Quad Flat Package Carrier (TQFP) 11 3020C–CNFG–08/07 Ordering Information Memory Size Ordering Code AT17N256-10PC AT17N256-10NC 256-Kbit AT17N256-10SC AT17N256-10PI AT17N256-10NI AT17N256-10SI AT17N512-10SC 512-Kbit AT17N512-10SI AT17N010-10SC 1-Mbit AT17N010-10SI AT17N002-10SC 2-Mbit AT17N002-10TQC AT17N002-10SI AT17N002-10TQI AT17N040-10TQC 4-Mbit AT17N040-10TQI Notes: 44A 20S2 20S2 44A 20S2 44A 44A 20S2 20S2 Package 8P3 8S1 20S2 8P3 8S1 20S2 20S2 Commercial (0°C to 70°C) Industrial (-40°C to 85°C) Commercial (0°C to 70°C) Industrial (-40°C to 85°C) Commercial (0°C to 70°C) Industrial (-40°C to 85°C) Commercial (0°C to 70°C) Industrial (-40°C to 85°C) Industrial (-40°C to 85°C) Commercial (0°C to 70°C) Operation Range 1. For the -10CC and -10CI packages, customers may migrate to AT17LVXXX-10CU. 12 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 Packaging Information 8P3 – PDIP E E1 1 N Top View c eA End View D e D1 A2 A SYMBOL COMMON DIMENSIONS (Unit of Measure = inches) MIN NOM MAX NOTE A A2 b b2 b3 c D 0.115 0.014 0.045 0.030 0.008 0.355 0.005 0.300 0.240 0.310 0.250 0.100 BSC 0.300 BSC 0.115 0.130 0.130 0.018 0.060 0.039 0.010 0.365 0.210 0.195 0.022 0.070 0.045 0.014 0.400 2 5 6 6 3 3 b2 b3 4 PLCS L D1 E E1 e eA L b 0.325 0.280 4 3 Side View 4 0.150 2 Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3. 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch. 4. E and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 01/09/02 2325 Orchard Parkway San Jose, CA 95131 TITLE 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) DRAWING NO. 8P3 REV. B R 13 3020C–CNFG–08/07 8S1 – SOIC C 1 E E1 N L Ø TOP VIEW END VIEW e b A A1 SYMBOL A1 COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM – MAX NOTE 0.10 0.25 D SIDE VIEW Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 3/17/05 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) DRAWING NO. 8S1 REV. C R 14 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 20S2 – SOIC 15 3020C–CNFG–08/07 44A – TQFP PIN 1 B PIN 1 IDENTIFIER e E1 E D1 D C 0˚~7˚ A1 L COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A A1 A2 D D1 E MIN – 0.05 0.95 11.75 9.90 11.75 9.90 0.30 0.09 0.45 NOM – – 1.00 12.00 10.00 12.00 10.00 – – – 0.80 TYP MAX 1.20 0.15 1.05 12.25 10.10 12.25 10.10 0.45 0.20 0.75 Note 2 Note 2 NOTE A2 A Notes: 1. This package conforms to JEDEC reference MS-026, Variation ACB. 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch. 3. Lead coplanarity is 0.10 mm maximum. E1 B C L e 10/5/2001 2325 Orchard Parkway San Jose, CA 95131 TITLE 44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) DRAWING NO. 44A REV. B R 16 AT17N256/512/010/002/040 3020C–CNFG–08/07 AT17N256/512/010/002/040 Revision History Revision Level – Release Date B – March 2006 C – August 2007 History Added last-time buy for AT17NXXX-10CC and AT17NXXX-10CI. Removed 8CN4 8-lead LAP package. 17 3020C–CNFG–08/07 Headquarters Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 International Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-enYvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Product Contact Web Site www.atmel.com Technical Support configurator@atmel.com Sales Contact www.atmel.com/contacts Literature Requests www.atmel.com/literature Disclaimer: T he information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © Atmel Corporation 2007 . A ll rights reserved. A tmel®, logo and combinations thereof, Everywhere You Are ® a nd others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. FLEX™ i s the trademark of Altera Corporation; ORCA ™ i s the trademark of Lattice Semiconductors; SPARTAN ® a nd Virtex ® a re the registered trademarks of Xilinx, Inc.; XC3000 ™, XC4000™ a nd XC5200™ a re the trademarks of Xilinx, Inc.; APEX ™ i s the trademark of MIPS Technologies; Other terms and product names may be the trademarks of others. 3020C–CNFG–08/07