AT24C02C-WWU11

Features • Low-voltage and Standard-voltage Operation • • • • • • • • • • – VCC = 1.7V to 5.5V Internally Organized 256 x 8 (2K) Two-wire Serial Interface Schmitt Trigger, Filtered Inputs for Noise Suppression Bidirectional Data Transfer Protocol 1MHz (5V), 400kHz (1.7V, 2.5V, 2.7V) Compatibility Write Protect Pin for Hardware Data Protection 8-byte Page (2K) Write Modes Partial Page Writes Allowed Self-timed Write Cycle (5ms max) High-reliability – Endurance: 1 Million Write Cycles – Data Retention: 100 Years Green (Pb/Halide-free/RoHS Compliant) Package Options Die Sales: Wafer Form and Tape and Reel • • Two-wire Serial Electrically Erasable and Programmable Read-only Memory 2K (256 x 8) Description The Atmel® AT24C02C provides 2048-bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 256-words of 8-bits each. The device is optimized for use in many industrial and commercial applications where lowpower and low-voltage operation are essential. The AT24C02C is available in spacesaving 8-lead PDIP, 8-lead TSSOP, 8-lead JEDEC SOIC, 8-lead UDFN , 5-lead SOT23 and 8-ball VFBGA packages and is accessed via a two-wire serial interface. Table 0-1. Pin Name A0 - A2 SDA SCL WP GND VCC Note: Atmel AT24C02C Pin Configuration Function Address Inputs Serial Data Serial Clock Input Write Protect Ground Power Supply A0 A1 A2 GND 8-lead PDIP 1 2 3 4 8 7 6 5 VCC WP SCL SDA A0 A1 A2 GND 8-lead SOIC 1 2 3 4 8 7 6 5 VCC WP SCL SDA 8-lead TSSOP A0 A1 A2 GND 1 2 3 4 8 7 6 5 VCC WP SCL SDA 8-lead UDFN VCC 8 WP 7 SCL 6 SDA 5 1 A0 2 A1 3 A2 4 GND For use of 5-lead SOT23, the software A2, A1, and A0 bits in the device address word must be set to zero to properly communicate Bottom View 5-lead SOT23 SCL GND SDA 1 2 3 4 VCC 5 WP 8-ball VFBGA VCC 8 WP 7 SCL 6 SDA 5 1 A0 2 A1 3 A2 4 GND Bottom View 8700D–SEEPR–8/10 Absolute Maximum Ratings Operating Temperature ........................–55°C to +125°C Storage Temperature ...........................–65°C to +150°C Voltage on Any Pin with Respect to Ground........................... –1.0V to +7.0V Maximum Operating Voltage................................. 6.25V DC Output Current .............................................. 5.0 mA *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Figure 0-1. VCC GND WP SCL SDA Block Diagram START STOP LOGIC LOAD DEVICE ADDRESS COMPARATOR A2 A1 A0 R/W COMP SERIAL CONTROL LOGIC EN H.V. PUMP/TIMING DATA RECOVERY INC X DEC EEPROM LOAD DATA WORD ADDR/COUNTER Y DEC SERIAL MUX DIN DOUT DOUT/ACK LOGIC 2 Atmel AT24C02C 8700D–SEEPR–8/10 Atmel AT24C02C 1. Pin Description SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device. SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices. DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the Atmel® AT24C02C. As many as eight 2K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section). WRITE PROTECT (WP): AT24C02C has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to ground (GND). When the write protect pin is connected to VCC, the write protection feature is enabled and operates as shown in Table 1-1. Table 1-1. WP Pin Status At VCC At GND Write Protect Part of the Array Protected Atmel 24C02C Full (2K) Array Normal Read/Write Operations 3 8700D–SEEPR–8/10 2. Memory Organization Atmel AT24C02C, 2K SERIAL EEPROM: Internally organized with 32 pages of 8-bytes each, the 2K requires an 8-bit data word address for random word addressing. Table 2-1. Pin Capacitance(1) Applicable over recommended operating range from TA = 25⋅C, f = 1.0MHz, VCC = +1.7V to +5.5V Symbol CI/O CIN Note: Test Condition Input/Output Capacitance (SDA) Input Capacitance (A0, A1, A2, SCL) 1. This parameter is characterized and is not 100% tested Max 8 6 Units pF pF Conditions VI/O = 0V VIN = 0V Table 2-2. DC Characteristics Applicable over recommended operating range from: TAI = –40°C to +85°C, VCC = +1.7V to +5.5V (unless otherwise noted) Symbol VCC1 VCC2 VCC3 VCC4 ICC ICC ISB1 ISB2 ISB3 ISB4 ILI ILO VIL VIH VOL2 VOL1 Note: Parameter Supply Voltage Supply Voltage Supply Voltage Supply Voltage Supply Current VCC = 5.0V Supply Current VCC = 5.0V Standby Current VCC = 1.7V Standby Current VCC = 2.5V Standby Current VCC = 2.7V Standby Current VCC = 5.0V Input Leakage Current Output Leakage Current Input Low Level(1) Input High Level (1) Test Condition Min 1.7 2.5 2.7 4.5 Typ Max 5.5 5.5 5.5 5.5 Units V V V V mA mA µA µA µA µA µA µA V V V V READ at 100kHz WRITE at 100kHz VIN = VCC or VSS VIN = VCC or VSS VIN = VCC or VSS VIN = VCC or VSS VIN = VCC or VSS VOUT = VCC or VSS –0.6 VCC x 0.7 IOL = 2.1mA IOL = 0.15mA 0.4 2.0 0.6 1.4 1.6 8.0 0.10 0.05 1.0 3.0 3.0 4.0 4.0 18.0 3.0 3.0 VCC x 0.3 VCC + 0.5 0.4 0.2 Output Low Level VCC = 3.0V Output Low Level VCC = 1.7V 1. VIL min and VIH max are reference only and are not tested 4 Atmel AT24C02C 8700D–SEEPR–8/10 Atmel AT24C02C Table 2-3. AC Characteristics Applicable over recommended operating range from TAI = –40°C to +85°C, VCC = +1.7V to +5.5V, CL = 1TTL Gate and 100pF (unless otherwise noted) 1.7, 2.5, 2.7 Symbol fSCL tLOW tHIGH tI tAA tBUF tHD.STA tSU.STA tHD.DAT tSU.DAT tR tF tSU.STO tDH tWR Endurance(1) Note: Parameter Clock Frequency, SCL Clock Pulse Width Low Clock Pulse Width High Noise Suppression Time Clock Low to Data Out Valid Time the bus must be free before a new transmission can start Start Hold Time Start Setup Time Data In Hold Time Data In Setup Time Inputs Rise Time Inputs Fall Time (1) 5.0V Min Max 1000 0.4 0.4 Units kHz µs µs 50 0.05 0.5 0.25 0.25 0 100 0.55 ns µs µs µs µs µs ns 0.3 100 .25 50 µs ns µs ns 5 1 Million ms Write Cycles Min Max 400 1.2 0.6 50 0.1 1.2 0.6 0.6 0 100 0.3 300 0.6 50 5 0.9 (1) Stop Setup Time Data Out Hold Time Write Cycle Time 5.0V, 25⋅C, Byte Mode 1. This parameter is ensured by characterization only 5 8700D–SEEPR–8/10 3. Device Operation CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 5-2 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below. START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5-3 on page 8). STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5-3 on page 8). ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle. STANDBY MODE: The Atmel® AT24C02C features a low-power standby mode which is enabled: (a) upon powerup and (b) after the receipt of the STOP bit and the completion of any internal operations. 2-Wire Software Reset: After an interruption in protocol, power loss or system reset, any 2-wire part can be reset by following these steps: (a) Create a start bit condition, (b) clock 9 cycles, (c) create another start bit followed by stop bit condition as shown below. The device is ready for next communication after above steps have been completed. Figure 3-1. Software reset Start bit Dummy Clock Cycles Start bit Stop bit SCL 1 2 3 8 9 SDA 6 Atmel AT24C02C 8700D–SEEPR–8/10 Atmel AT24C02C 4. Bus Timing Figure 4-1. SCL: Serial Clock, SDA: Serial Data I/O tF tHIGH tLOW tR SCL tSU.STA tHD.STA tLOW tHD.DAT tSU.DAT tSU.STO SDA IN tAA tDH tBUF SDA OUT 5. Write Cycle Timing Figure 5-1. SCL: Serial Clock, SDA: Serial Data I/O SCL SDA 8th BIT ACK WORDn twr STOP CONDITION Notes: (1) START CONDITION 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle 7 8700D–SEEPR–8/10 Figure 5-2. Data Validity SDA SCL DATA STABLE DATA CHANGE DATA STABLE Figure 5-3. Start and Stop Definition SDA SCL START STOP Figure 5-4. Output Acknowledge SCL 1 8 9 DATA IN DATA OUT START ACKNOWLEDGE 8 Atmel AT24C02C 8700D–SEEPR–8/10 Atmel AT24C02C 6. Device Addressing The 2K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 8-1). The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the EEPROM devices. The next three bits are the A2, A1 and A0 device address bits for the 2K EEPROM. These three bits must compare to their corresponding hard-wired input pins. The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state. 7. Write Operations BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8-2 on page 10). PAGE WRITE: The 2K EEPROM is capable of an 8-byte page write. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to seven data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 8-3 on page 10). The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than eight data words are transmitted to the EEPROM, the data word address will “roll over” and previous data will be overwritten. ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue. 8. Read Operations Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read. CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address “roll over” during read is from the last byte of the last memory page to the 9 8700D–SEEPR–8/10 first byte of the first page. The address “roll over” during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 8-4 on page 11). RANDOM READ: A random read requires a “dummy” byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-5 on page 11). SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will “roll over” and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 8-6 on page 11). Figure 8-1. Device Address MSB LSB Figure 8-2. Byte Write Figure 8-3. Page Write 10 Atmel AT24C02C 8700D–SEEPR–8/10 Atmel AT24C02C Figure 8-4. Current Address Read Figure 8-5. Random Read Figure 8-6. Sequential Read 11 8700D–SEEPR–8/10 9. Ordering Code Detail AT24C02C-SSHM-B Atmel Designator Shipping Carrier Option B or blank = Bulk (tubes) T = Tape and Reel Product Family Operating Voltage M = 1.7V to 5.5V Device Density 02 = 2k Package Device Grade or Wafer/Die Thickness H = Green, NiPdAu lead finish, Industrial Temperature Range (-40˚C to +85˚C) U = Green, matte Sn lead finish, Industrial Temperature range (-40˚C to +85˚C) 11 = 11mil wafer thickness Device Revision Package Option P = PDIP SS = JEDEC SOIC X = TSSOP MA = UDFN ST = SOT23 C = VFBGA WWU = Wafer unsawn WDT = Die in Tape and Reel 12 Atmel AT24C02C 8700D–SEEPR–8/10 Atmel AT24C02C 10. Part Markings Atmel AT24C02C-PUM Top Mark Seal Year | Seal Week | | | |---|---|---|---|---|---|---|---| A T M L U Y W W |---|---|---|---|---|---|---|---| 0 2 C M @ |---|---|---|---|---|---|---|---| * LOT NUMBER |---|---|---|---|---|---|---|---| | PIN 1 INDICATOR (DOT) U= Y= WW = 02C= @= M= *Lot Material Set Seal Year Seal Week Device Country of Assembly Voltage Indicator Number to Use ALL Characters in Marking BOTTOM MARK No Bottom Mark Atmel AT24C02C-SSHM Top Mark Seal Year | Seal Week | | | |---|---|---|---|---|---|---|---| A T M L H Y W W |---|---|---|---|---|---|---|---| 0 2 C M @ |---|---|---|---|---|---|---|---| * LOT NUMBER |---|---|---|---|---|---|---|---| | PIN 1 INDICATOR (DOT) H= Y= WW = 02C= M= @= *Lot Material Set Seal Year Seal Week Device Voltage Indicator Country of Assembly Number to Use ALL Characters in Marking BOTTOM MARK No Bottom Mark Atmel AT24C02C-XHM Top Mark PIN 1 INDICATOR (DOT) | |---|---|---|---|---|---| * A T H Y W W |---|---|---|---|---|---| 0 2 C M @ |---|---|---|---|---|---| ATMEL LOT NUMBER |---|---|---|---|---|---|---| H= Y= WW = 02C= M= @= Material Set Seal Year Seal Week Device Voltage Indicator Country of Assembly BOTTOM MARK No Bottom Mark 13 8700D–SEEPR–8/10 Atmel AT24C02C-MAHM Top Mark |---|---|---| 0 2 C |---|---|---| H M @ |---|---|---| Y T C |---|---|---| * | PIN 1 INDICATOR (DOT) 02C= H= M= @= Y= TC = Device Material Set Voltage Indicator Country of Assembly Year of Assembly Trace Code Atmel AT24C02C-STUM Top Mark |---|---|---|---|---| 2 C M B U |---|---|---|---|---| * | PIN 1 INDICATOR (DOT) 2C M B U = = = = Device Voltage Indicator Write Protection Material Set Line 1 --------> Bottom Mark |---|---|---|---| Y M T C |---|---|---|---| Y = One Digit Year Code M = Seal Month TC = Trace Code Atmel AT24C02C-CUM Top Mark 02C= U= Y= M= TC = Device Material Set One Digit Year Code Seal Month Trace Code Line 1 -------> 02CU Line 2 -------> YMTC |