AT84CS001VTP

Features • • • • • • • • High-speed ADC Family Companion Chip Selectable 1:2 or 1:4 DMUX Ratio Power Consumption: 2.6W LVDS Compatible Differential Data and Clock Inputs (100Ω Terminated) LVDS Compatible Differential Data and Data Ready Outputs Staggered or Simultaneous Data Outputs – 11th Bit = Ports A, B, C and D Clock in Staggered Mode Selectable Active Edge for Input and Output Clocks: – Only Rising: CLK and DR Mode – Rising and Falling: CLK/2 and DR/2 Mode Fine Tuning of Input Clock Path Delay – Compensation of External Data and Clock Path Misalignment and Skews – Once Tuned, Setting is Valid over Full Operating Frequency and Over Full Specified Temperature Range Additional 11th Bit (Example: for Out-of-range Bit) Built-in Self Test (BIST) Stand-alone Tunable Delay Cell Power Supplies: VCCD = 3.3V (Digital), VPLUSD = 2.5V (Outputs) Power Consumption Reduction Mode: 1.1W EBGA240 Package • • • • • • 10-bit 1:2/4 2.2 GHz LVDS DMUX AT84CS001 Summary Screening • Temperature Range: – -40° C < TC; TJ < 110° C (Industrial Grade) Applications This DMUX enables users to process high-speed output data streams from fast analog-to-digital converters down to standard FPGA processor speed. Description The AT84CS001 is a monolithic high-speed demultiplexer, used to lower a 10-bit data stream of up to 2.2 Gsps guaranteed rate by a selectable 4 or 2 ratio (a 1:8 ratio may be achieved by interleaving two DMUXes). The DMUX is a companion chip designed to fit perfectly with all of Atmel’s high-speed ADCs and is capable of tracking the ADC’s output sampling rate over all operating frequency and temperature ranges. Thanks to its LVDS buffers, this DMUX can easily be interfaced with standard highspeed FPGAs (100Ω differentially terminated). The AT84CS001 has the same footprint as Atmel’s TS81102G0 DMUX, with a very similar pinout. Minimum re-design efforts are required to use this low-power DMUX. An application note “Replacing Atmel’s TS81102G0 DMUX with Atmel’s AT84CS001 LVDS DMUX” reference 5413, is available to assist in migrating from the TS81102G0 to the AT84CS001. 5402AS–BDC–11/04 This is a summary document. A complete document is not available at this time. For more information, please contact your local Atmel sales office. Description The AT84CS001 is a monolithic high-speed demultiplexer (DMUX) using high-speed Atmel technology. It enables the user to lower a 10-bit stream of 2.2 Gsps maximum by a factor of two or four. One can obtain a 1:8 ratio by using two interleaved AT84CS001 devices. The maximum input data rate is 2.2 Gsps in both 1:2 and 1:4 ratios. The AT84CS001 DMUX is capable of processing an 11-bit data flow. The additional 11th bit (IOR/IORN) may be connected for example to the out-of-range bit of a 10-bit ADC. The input and output clocks as well as the input and output data are LVDS-compatible. Digital inputs are 100Ω differentially terminated on chip. Digital output buffers shall be terminated by a 100Ω differential ASIC load. The improved architecture of the DMUX facilitates interfacing with high-speed ADCs operating at up to 2.2 Gsps. No tuning of the delay between the data and clock paths should be necessary since the data and clock paths are internally matched over the frequency and specified temperature range. However, in the case of misalignment or skews between the external clock path and the data path, a fine delay tuning cell has been provided. Tuning may be requested for rates exceeding 2 GHz, where the data skews are more sensitive. This tunable delay cell is integrated in serial with the clock input. The delay is controlled by means of the CLKDACTRL analog control input. The tunable delay ranges from -250 ps to 250 ps for CLKDACTRL varying from VCCD/3 to (2 × VCCD)/3. Two modes can be selected for the clock input (CLK and CLK/2) and the clock output (DR and DR/2): • CLK and DR mode: only the rising edges of the input (CLK,CLKN) and output (DR, DRN) clocks are active. The input (or output) clock rate remains the same as the input or output data rate. CLK/2 and DR/2 mode: both the rising and falling edges of the input (CLK,CLKN) and output (DR, DRN) clocks are active. The input (or output) clock rate is half the input or output data rate. Staggered: even and odd bits are output with half a data period delay Simultaneous: even and odd bits are output at the same time • The data outputs can be received at the DMUX output in two different modes: • • The AT84CS001 DMUX is started by the ASYNCRST control input that acts as a master asynchronous reset for the device. Once resetted, there is no loss of synchronization over an indefinite time period, therefore no additional incoming synchronous reset signal is required. The power consumption of the AT84CS001 is 2.6W and can be reduced by approximately 60% of its nominal value by means of the SLEEP control input. A standalone delay cell is provided. It features a typical 500 ps tuning range (± 250 ps around the center value of DACTRL analog control input). A Built-in Self Test (BIST) is implemented for rapid debugging of the DMUX. Die junction temperature monitoring is possible by sensing the voltage drop across a diode implemented close to the die’s hot point after forcing a 1 mA bias current. The AT84CS001 DMUX is a companion chip designed to fit perfectly with all of Atmel’s high-speed ADCs. 2 AT84CS001 5402AS–BDC–11/04 AT84CS001 Table 1. Description of Main Functions Name VCCD VPLUSD GND CLK, CLKN I0…I9 I0N…I9N IOR, IORN DR/DRN A0…A9 A0N…A9N AOR/DRAN AORN/DRA B0…B9 B0N…B9N BOR/DRBN BORN/DRB C0…C9 C0N…C9N COR/DRCN CORN/DRC Function Digital 3.3V power supply Output 2.5V power supply Ground Input clock signals In-phase input data (true) Inverted phase input data (false) Additional input bit Output clock signals In-phase output data port A Inverted phase output data port A Additional output bit port A or port A output clock in staggered mode In-phase output data port B Inverted phase output data port B Additional output bit port B or port B output clock in staggered mode In-phase output data port C Inverted phase output data port C Additional output bit port C or port C output clock in staggered mode Name D0…D9 D0N…D9N DOR/DRDN DORN/DRD DAO, DAON DAI, DAIN DACTRL CLKDACTRL DAEN ASYNCRST SLEEP RS CLKTYPE DRTYPE STAGG BIST DIODE Function In-phase output data port D Inverted phase output data port D Additional output bit port D or port D output clock in staggered mode Output signals for stand-alone delay cell Input signals for stand-alone delay cell Control signal for standalone delay cell Control signal for clock delay cell Enable signal for standalone delay cell Asynchronous reset signal Sleep mode selection signal DMUX ratio selection signal Input clock type selection signal Output clock type selection signal Staggered mode selection for data outputs Built-in self test enable Diode for die junction temperature monitoring Figure 1. Device Pinout VCCD VPLUSD 20 2 20 2 2 2 [I0…I9] [I0N…I9N] CLK, CLKN ASYNCRST DACTRL CLKDACTRL DAI, DAIN SLEEP STAGG CLKTYPE RS DAEN BIST DRTYPE 20 2 20 2 AT84CS001 20 2 2 2 [A0…A9] [A0N…A9N] AOR, DRAN AORN/DRA [B0…B9] [B0N…B9N] BOR, DRBN BORN/DRB [C0…C9] [C0N…C9N] COR, DRCN CORN/DRC [D0…D9] [D0N…D9N] DOR, DRDN DORN/DRD DAO, DAON DIODE GND 3 5402AS–BDC–11/04 Pin Description Table 2. Pin Description Symbol Power Supplies C12, C10, C8, C3, D12, D10, D8, D5, D4, D3, E4, E17, E16, G17, G16, G4, G3, J17, J16, K16, K4, K3, L17, L16, N17, N16, R16, T17, T16, T12, T10, T8, T5, T4, T3, U12, U1, U8, U3 C15, C14, C13, C11 C9, C7, C6, C5, C4, D13, D11, D9, D7, D6, E3, J4, J3, L4, L3, N4, N3, R4, R3, T14, T13, T11, T9, T7, T6, U15, U14, 13, U11, U9, U7, U6, U5, U4 C18, C17, C16, D17, D14, F17, F16, F4, F3, H17, H16, H4, H3, K17, M17, M16, M4, M3, P17, P16, P4, P3, R17, T15, U19, U18, U17, U16 Pin Number Function VCCD Digital 3.3V supply VPLUSD Output 2.5V supply DGND Ground Digital Inputs I0, I1, I2, I3, I4, I5, I6, I7, I8, I9 I0N, I1N, I2N, I3N, I4N, I5N, I6N, I7N, I8N, I9N IORN IOR DAI DAIN Clock Inputs CLK CLKN Digital Outputs A0, A1, A2, A3, A4, A5, A6, A7, A8, A9 A0N, A1N, A2N, A3N, A4N, A5N, A6N, A7N, A8N, A9N AOR/DRAN AORN/DRA B0, B1, B2, B3, B4, B5, B6, B7, B8, B9 B16, B15, B14, B13, B12, B11, B10, B9, B8, B7 A16, A15, A14, A13, A12, A11, A10, A9, A8, A7 B6 A6 B5, B4, B3, B2, C2, D2, E2, F2, G2, H2 In-phase (+) digital outputs for port A A0 is the LSB, A9 is the MSB Inverted phase (-) digital outputs for port A In-phase (+) additional bit output for port A or inverted phase (-) output clock in staggered mode for port A Inverted phase (-) additional bit output for port A or in-phase (+) output clock in staggered mode for port A In-phase (+) digital outputs for port B B0 is the LSB, B9 is the MSB H19 H18 In-phase (+) clock input Inverted phase (-) clock input D19, E19, F19, G19, J19, K19, L19, M19, N19, P19 D18, E18, F18, G18, J18, K18, L18, M18, N18, P18 B18 B19 T18 T19 In-phase (+) digital input signal Inverted phase (-) digital input signal In-phase (+) digital input signal additional bit Inverted phase (-) digital input signal for additional bit In-phase (+) input signal for standalone delay cell Inverted phase (-) input signal for standalone delay cell 4 AT84CS001 5402AS–BDC–11/04 AT84CS001 Table 2. Pin Description (Continued) Symbol B0N, B1N, B2N, B3N, B4N, B5N, B6N, B7N, B8N, B9N BOR/DRBN BORN/DRB C0, C1, C2, C3, C4, C5, C6, C7, C8, C9 C0N, C1N, C2N, C3N, C4N, C5N, C6N, C7N, C8N, C9N COR/DRCN CORN/DRC D0, D1, D2, D3, D4, D5, D6, D7, D8, D9 D0N, D1N, D2N, D3N, D4N, D5N, D6N, D7N, D8N, D9N DOR/DRDN DORN/DRD DR DRN DAO DAON Additional Functions ASYNCRST CLKTYPE DRTYPE CLKDACTRL DACTRL DAEN RS SLEEP STAGG BIST DIODE B17 V18 K1 V19 W18 W17 L2 A18 A17 V17 C19 Asynchronous reset signal Input clock type selection signal Output clock type selection signal Clock delay cell control signal Standalone delay cell control signal Standalone delay cell enable signal Ratio selection signal Sleep mode enable Staggered output mode selection signal Built-in self test enable Diode for die junction temperature monitoring Pin Number A5, A4, A3, A2, B1, C1, D1, E1, F1, G1 J2 H1 M2, N2, P2, R2, T2, U2, V2, W2, V3, V4 L1, M1, N1, P1, R1, T1, U1, V1, W3, W4 V5 W5 V6, V7, V8, V9, V10, V11, V12, V13, V14, V15 W6, W7, W8, W9, W10, W11, W12, W13, W14, W15 V16 W16 J1 K2 R18 R19 Function Inverted phase (-) digital outputs for port B In-phase (+) additional bit output for port B or inverted phase (-) output clock in staggered mode for port B Inverted phase (-) additional bit output for port B or in-phase (+) output clock in staggered mode for port B In-phase (+) digital outputs for port C C0 is the LSB, C9 is the MSB Inverted phase (-) digital outputs for port C In-phase (+) additional bit output for port C or inverted phase (-) output clock in staggered mode for port C Inverted phase (-) additional bit output for port C or in-phase (+) output clock in staggered mode for port C In-phase (+) digital outputs for port D D0 is the LSB, D9 is the MSB Inverted phase (-) digital outputs for port D In-phase (+) additional bit output for port D or inverted phase (-) output clock in staggered mode for port D Inverted phase (-) additional bit output for port D or in-phase (+) output clock in staggered mode for port D In-phase (+) data ready signal output Inverted phase (-) data ready signal output In-phase (+) output signal for standalone delay cell Inverted phase (-) output signal for standalone delay cell 5 5402AS–BDC–11/04 AT84CS001 Pinout Figure 2. EBGA 240 (Bottom View) SLEEP STAGG A0N A1N A2N A3N A4N A5N A6N A7N A8N A9N AORN / DRA AOR / DRAN B0N B1N B2N B3N IOR IORN ASYNCRST AO A1 A2 A3 A4 A5 A6 A7 A8 A9 B0 B1 B2 B3 B4N DIODE DGND DGND DGND VPLUSD VPLUSD VPLUSD VCCD VPLUSD VCCD VPLUSD VCCD VPLUSD VPLUSD VPLUSD VPLUSD VCCD B4 B5N I0 I0N DGND N/C N/C DGND VPLUSD VCCD VPLUSD VCCD VPLUSD VCCD VPLUSD VPLUSD VCCD VCCD VCCD B5 B6N I1 I1N VCCD VCCD VCCD VPLUSD B6 B7N I2 I2N DGND DGND DGND DGND B7 B8N I3 I3N VCCD VCCD VCCD VCCD B8 B9N CLK CLKN DGND DGND DGND DGND B9 BORN / DRB BOR I4 I4N VCCD VCCD VPLUSD VPLUSD / DRBN DR I5 I5N DGND VCCD VCCD VCCD DRN DRTYPE I6 I6N VCCD VCCD VPLUSD VPLUSD RS C0N I7 I7N DGND DGND DGND DGND C0 C1N I8 I8N VCCD VCCD VPLUSD VPLUSD C1 C2N I9 I9N DGND DGND DGND DGND C2 C3N DA0N DA0 DGND VCCD VPLUSD VPLUSD C3 C4N DAIN DAI VCCD VCCD DGND VPLUSD VPLUSD VCCD VPLUSD VCCD VPLUSD VCCD VPLUSD VPLUSD VCCD VCCD VCCD C4 C5N DGND DGND DGND DGND VPLUSD VPLUSD VPLUSD VCCD VPLUSD VCCD VPLUSD VCCD VPLUSD VPLUSD VPLUSD VPLUSD VCCD C5 C6N CLKDACTRLCLKTYPE BIST DOR / DRDN D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 COR / DRCN C9 C8 C7 C6 DACTRL DAEN DORN / DRD D9N D8N D7N D6N D5N D4N D3N D2N D1N D0N CORN / DRC C9N C8N C7N 6 AT84CS001 5402AS–BDC–11/04 AT84CS001 Ordering Information Part Number AT84XCS001TP AT84CS001VTP AT84CS001TP-EB Package EBGA 240 EBGA 240 EBGA 240 Temperature Range Ambient Industrial grade -40°C < TC; TJ < 110°C Ambient Screening Prototype Standard Prototype Comments Please contact your local Atmel sales office Evaluation kit 7 5402AS–BDC–11/04 A tmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Operations Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60 Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Literature Requests www.atmel.com/literature Disclaimer: T he information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. A tmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © Atmel Corporation 2004 . A ll rights reserved. A tmel ®, logo and combinations thereof, are registered trademarks, and Everywhere You AreSM is the trademark of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Printed on recycled paper. 5402AS–BDC–11/04