AT91M40800

Features • Incorporates the ARM7TDMI® ARM® Thumb® Processor Core – High-performance 32-bit RISC Architecture – High-density 16-bit Instruction Set – Leader in MIPS/Watt – EmbeddedICE™ 8K Bytes On-chip SRAM – 32-bit Data Bus – Single-clock Cycle Access Fully-programmable External Bus Interface (EBI) – Maximum External Address Space of 64M Bytes – Up to 8 Chip Selects – Software Programmable 8/16-bit External Databus 8-level Priority, Individually Maskable, Vectored Interrupt Controller – 4 External Interrupts, Including a High-priority Low-latency Interrupt Request 32 Programmable I/O Lines 3-channel 16-bit Timer/Counter – 3 External Clock Inputs – 2 Multi-purpose I/O Pins per Channel 2 USARTs – 2 Dedicated Peripheral Data Controller (PDC) Channels per USART Programmable Watchdog Timer Advanced Power-saving Features – CPU and Peripheral Can Be Deactivated Individually Fully Static Operation: – 0 Hz to 40 MHz Internal Frequency Range at 3.0V, 85° C 1.8V to 3.6V Operating Range -40° C to +85° C Temperature Range Available in a 100-lead LQFP Package (Green) • • • • • AT91 ARM Thumb Microcontrollers AT91M40800 Summary • • • • • • • 1. Description The AT91M40800 microcontroller is a member of the Atmel AT91 16/32-bit microcontroller family, which is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture with a high-density 16-bit instruction set and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications. The AT91M40800 microcontroller features a direct connection to off-chip memory, including Flash, through the fully-programmable External Bus Interface (EBI). An eight-level priority vectored interrupt controller, in conjunction with the Peripheral Data Controller, significantly improves the real-time performance of the device. The device is manufactured using Atmel’s high-density CMOS technology. By combining the ARM7TDMI processor core with on-chip high-speed memory and a wide range of peripheral functions on a monolithic chip, the AT91M40800 is a powerful microcontroller that offers a flexible, cost-effective solution to many compute-intensive embedded control applications. NOTE: This is a summary document. The complete document is available on the Atmel website at www.atmel.com. 1348FS–ATARM–13-Apr-06 2. Pin Configuration Figure 2-1. AT91M40800 Pinout (Top View) P21/TXD1/NTRI P15/RXD0 P20/SCK1 P13/SCK0 P14/TXD0 P6/TCLK2 P3/TCLK1 P8/TIOB2 P7/TIOA2 P11/IRQ2 P10/IRQ1 P12/FIQ P5/TIOB1 P9/IRQ0 P4/TIOA1 GND P18 75 74 73 P19 72 71 P17 70 P16 69 68 67 66 65 64 63 62 VDD 61 VDD 60 59 58 57 56 55 54 53 GND 52 P22/RXD1 NWR1/NUB GND NRST NWDOVF VDD MCKI P23 P24/BMS P25/MCKO GND GND TMS TDI TDO TCK NRD/NOE NWR0/NWE VDD VDD NWAIT NCS0 NCS1 P26/NCS2 P27/NCS3 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 51 50 49 48 47 46 45 44 43 42 41 40 P2/TIOB0 GND P1/TIOA0 P0/TCLK0 D15 D14 D13 D12 VDD D11 D10 D9 D8 D7 D6 D5 GND D4 D3 D2 D1 D0 P31/A23/CS4 P30/A22/CS5 VDD VDD P29/A21/CS6 100-lead TQFP 39 38 37 36 35 34 33 32 31 30 29 28 27 26 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 A19 2 AT91M40800 1348FS–ATARM–13-Apr-06 P28/A20/CS7 A16 GND A14 A0/NLB GND GND A11 A12 VDD A10 A13 A15 A17 A18 A5 A6 A1 A2 A3 A4 A7 A8 A9 25 2 3 4 5 6 7 8 1 9 AT91M40800 3. Pin Description Table 3-1. Module AT91M40800 Pin Description Name A0 - A23 D0 - D15 NCS0 - NCS3 CS4 - CS7 NWR0 NWR1 Function Address Bus Data Bus Chip Select Chip Select Lower Byte 0 Write Signal Upper Byte 1 Write Signal Read Signal Write Enable Output Enable Upper Byte Select Lower Byte Select Wait Input Boot Mode Select Fast Interrupt Request External Interrupt Request Timer External Clock Multipurpose Timer I/O pin A Multipurpose Timer I/O pin B External Serial Clock Transmit Data Output Receive Data Input Parallel IO line Watchdog Overflow Master Clock Input Master Clock Output Hardware Reset Input Tri-state Mode Select Test Mode Select Test Data Input Test Data Output Test Clock Power Ground Type Output I/O Output Output Output Output Output Output Output Output Output Input Input Input Input Input I/O I/O I/O Output Input I/O Output Input Output Input Input Input Input Output Input Power Ground Active Level – – Low High Low Low Low Low Low Low Low Low – – – – – – – – – – Low – – Low Low – – – – – – Schmidt trigger, internal pull-up Schmidt trigger Sampled during reset Schmidt trigger, internal pull-up Schmidt trigger, internal pull-up Open-drain Schmidt trigger Sampled during reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset A23 - A20 after reset Used in Byte Write option Used in Byte Write option Used in Byte Write option Used in Byte Select option Used in Byte Select option Used in Byte Select option Used in Byte Select option Comments All valid after reset EBI NRD NWE NOE NUB NLB NWAIT BMS FIQ AIC IRQ0 - IRQ2 TCLK0 - TCLK2 TC TIOA0 - TIOA2 TIOB0 - TIOB2 SCK0 - SCK1 USART TXD0 - TXD1 RXD0 - RXD1 PIO WD Clock MCKO NRST Reset NTRI TMS TDI ICE TDO TCK VDD Power GND P0 - P31 NWDOVF MCKI 3 1348FS–ATARM–13-Apr-06 4. Block Diagram Figure 4-1. AT91M40800 TMS TDO TDI TCK Embedded ICE Reset NRST D0-D15 ARM7TDMI Core ASB MCKI Clock P25/MCKO 8K-byte RAM EBI: External Bus Interface A1-A19 A0/NLB NRD/NOE NWR0/NWE NWR1/NUB NWAIT NCS0 NCS1 P26/NCS2 P27/NCS3 P28/A20/CS7 P29/A21/CS6 P30/A22/CS5 P31/A23/CS4 ASB Controller AMBA Bridge P12/FIQ P9/IRQ0 P10/IRQ1 P11/IRQ2 P I O AIC: Advanced Interrupt Controller EBI User Interface P13/SCK0 P14/TXD0 P15/RXD0 P20/SCK1 P21/TXD1/NTRI P22/RXD1 USART0 2 PDC Channels APB 2 PDC Channels TC: Timer Counter TC0 P I O P0/TCLK0 P3/TCLK1 P6/TCLK2 P1/TIOA0 P2/TIOB0 P4/TIOA1 P5/TIOB1 P7/TIOA2 P8/TIOB2 USART1 TC1 TC2 PS: Power Saving P16 P17 P18 P19 P23 P24/BMS WD: Watchdog Timer NWDOVF Chip ID PIO: Parallel I/O Controller 4 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 5. Architectural Overview The AT91M40800 microcontroller integrates an ARM7TDMI with Embedded ICE interface, memories and peripherals. The architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). Designed for maximum performance and controlled by the memory controller, the ASB interfaces the ARM7TDMI processor with the onchip 32-bit memories, the External Bus Interface (EBI) and the AMBA™ Bridge. The AMBA Bridge drives the APB, which is designed for accesses to on-chip peripherals and optimized for low power consumption. The AT91M40800 microcontroller implements the ICE port of the ARM7TDMI processor on dedicated pins, offering a complete, low cost and easy-to-use debug solution for target debugging. 5.1 Memories The AT91M40800 microcontroller embeds up to 8K bytes of internal SRAM. The internal memory is directly connected to the 32-bit data bus and is single-cycle accessible. The AT91M40800 microcontroller features an External Bus Interface (EBI), which enables connection of external memories and application-specific peripherals. The EBI supports 8- or 16-bit devices and can use two 8-bit devices to emulate a single 16-bit device. The EBI implements the early read protocol, enabling faster memory accesses than standard memory interfaces. 5.2 Peripherals The AT91M40800 microcontrollers integrate several peripherals, which are classified as system or user peripherals. All on-chip peripherals are 32-bit accessible by the AMBA Bridge, and can be programmed with a minimum number of instructions. The peripheral register set is composed of control, mode, data, status and enable/disable/status registers. An on-chip Peripheral Data Controller (PDC) transfers data between the on-chip USARTs and on- and off-chip memories address space without processor intervention. Most importantly, the PDC removes the processor interrupt handling overhead, making it possible to transfer up to 64K contiguous bytes without reprogramming the start address, thus increasing the performance of the microcontroller, and reducing the power consumption. 5.2.1 System Peripherals The External Bus Interface (EBI) controls the external memory or peripheral devices via an 8- or 16-bit databus and is programmed through the APB. Each chip select line has its own programming register. The Power-saving (PS) module implements the Idle mode (ARM7TDMI core clock stopped until the next interrupt) and enables the user to adapt the power consumption of the microcontroller to application requirements (independent peripheral clock control). The Advanced Interrupt Controller (AIC) controls the internal interrupt sources from the internal peripherals and the four external interrupt lines (including the FIQ), to provide an interrupt and/or fast interrupt request to the ARM7TDMI. It integrates an 8-level priority controller and, using the Auto-vectoring feature, reduces the interrupt latency time. The Parallel Input/Output Controller (PIO) controls up to 32 I/O lines. It enables the user to select specific pins for on-chip peripheral input/output functions, and general-purpose input/output signal pins. The PIO controller can be programmed to detect an interrupt on a signal change from each line. 5 1348FS–ATARM–13-Apr-06 The Watchdog (WD) can be used to prevent system lock-up if the software becomes trapped in a deadlock. The Special Function (SF) module integrates the Chip ID, the Reset Status and the Protect registers. 5.2.2 User Peripherals Two USARTs, independently configurable, enable communication at a high baud rate in synchronous or asynchronous mode. The format includes start, stop and parity bits and up to 8 data bits. Each USART also features a Timeout and a Time Guard register, facilitating the use of the two dedicated Peripheral Data Controller (PDC) channels. The 3-channel, 16-bit Timer Counter (TC) is highly-programmable and supports capture or waveform modes. Each TC channel can be programmed to measure or generate different kinds of waves, and can detect and control two input/output signals. The TC has also three external clock signals. 6. Associated Documentation The AT91M40800 is part of the AT91x40 Series microcontrollers, a member of the Atmel AT91 16/32-bit microcontroller family which is based on the ARM7TDMI processor core. Table 6-1 contains details of associated documentation for further reference. Table 6-1. Product Associated Documentation Information Internal architecture of processor ARM/Thumb instruction sets Embedded in-circuit-emulator External memory interface mapping Peripheral operations Peripheral user interfaces Document Title ARM7TDMI (Thumb) Datasheet AT91x40 Series Datasheet AT91M40800 DC characteristics Power consumption Thermal and reliability considerations AC characteristics Product overview Ordering information Packaging information Soldering profile AT91M40800 Electrical Characteristics AT91M40800 Summary Datasheet (this document) 6 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 7. Product Overview 7.1 Power Supply The AT91M40800 microcontroller has a unique type of power supply pin – VDD. The VDD pin supplies the I/O pads and the device core. The supported voltage range on VDD is 1.8V to 3.6V. 7.2 Input/Output Considerations The AT91M40800 microcontroller I/O pads are 5V-tolerant, enabling them to interface with external 5V devices without any additional components. Thus, the devices accept 5V (3V) on the inputs even if powered at 3V (2V). For further information, refer to the “AT91M40800 Electrical Characteristics” datasheet. After the reset, the peripheral I/Os are initialized as inputs to provide the user with maximum flexibility. It is recommended that in any application phase, the inputs to the AT91M40800 microcontroller be held at valid logic levels to minimize the power consumption. 7.3 Master Clock The AT91M40800 microcontroller has a fully static design and works on the Master Clock (MCK), provided on the MCKI pin from an external source. The Master Clock is also provided as an output of the device on the pin MCKO, which is multiplexed with a general-purpose I/O line. While NRST is active, MCKO remains low. After the reset, the MCKO is valid and outputs an image of the MCK signal. The PIO controller must be programmed to use this pin as standard I/O line. 7.4 Reset Reset restores the default states of the user interface registers (defined in the user interface of each peripheral), and forces the ARM7TDMI to perform the next instruction fetch from address zero. Except for the program counter the ARM7TDMI registers do not have defined reset states. 7.4.1 NRST Pin NRST is active low-level input. It is asserted asynchronously, but exit from reset is synchronized internally to the MCK. The signal presented on MCKI must be active within the specification for a minimum of 10 clock cycles up to the rising edge of NRST, to ensure correct operation. The first processor fetch occurs 80 clock cycles after the rising edge of NRST. 7.4.2 Watchdog Reset The watchdog can be programmed to generate an internal reset. In this case, the reset has the same effect as the NRST pin assertion, but the pins BMS and NTRI are not sampled. Boot Mode and Tri-state Mode are not updated. If the NRST pin is asserted and the watchdog triggers the internal reset, the NRST pin has priority. 7.5 7.5.1 Emulation Functions Tri-state Mode The AT91M40800 microcontroller provides a Tri-state mode, which is used for debug purposes. This enables the connection of an emulator probe to an application board without having to desolder the device from the target board. In Tri-state mode, all the output pin drivers of the AT91M40800 microcontroller is disabled. 7 1348FS–ATARM–13-Apr-06 To enter Tri-state mode, the pin NTRI must be held low during the last 10 clock cycles before the rising edge of NRST. For normal operation the pin NTRI must be held high during reset by a resistor of up to 400K Ohm. NTRI is multiplexed with I/O line P21 and USART1 serial data transmit line TXD1. Standard RS232 drivers generally contain internal 400K Ohm pull-up resistors. If TXD1 is connected to a device not including this pull-up, the user must make sure that a high level is tied on NTRI while NRST is asserted. 7.5.2 JTAG/ICE Debug ARM Standard Embedded In-circuit Emulation is supported via the JTAG/ICE port. The pins TDI, TDO, TCK and TMS are dedicated to this debug function and can be connected to a host computer via the external ICE interface. In ICE Debug mode, the ARM7TDMI core responds with a non-JTAG chip ID that identifies the microcontroller. This is not fully IEEE®1149.1 compliant. 7.6 Memory Controller The ARM7TDMI processor address space is 4G bytes. The memory controller decodes the internal 32-bit address bus and defines three address spaces: • Internal memories in the four lowest megabytes • Middle space reserved for the external devices (memory or peripherals) controlled by the EBI • Internal peripherals in the four highest megabytes In any of these address spaces, the ARM7TDMI operates in Little-Endian mode only. 7.6.1 Internal Memories The AT91M40800 microcontroller integrates 8K bytes of internal SRAM. All internal memories are 32 bits wide and single-clock cycle accessible. Byte (8-bit), half-word (16-bit) or word (32-bit) accesses are supported and are executed within one cycle. Fetching Thumb or ARM instructions is supported and internal memory can store twice as many Thumb instructions as ARM ones. The SRAM is mapped at address 0x0 (after the remap command), allowing ARM7TDMI exception vectors between 0x0 and 0x20 to be modified by the software. The rest of the bank can be used for stack allocation (to speed up context saving and restoring) or as data and program storage for critical algorithms. 7.6.2 Boot Mode Select The ARM reset vector is at address 0x0. After the NRST line is released, the ARM7TDMI executes the instruction stored at this address. This means that this address must be mapped in nonvolatile memory after the reset. The input level on the BMS pin during the last 10 clock cycles before the rising edge of the NRST selects the type of boot memory (see Table 7-1). 8 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 The pin BMS is multiplexed with the I/O line P24 that can be programmed after reset like any standard PIO line. Table 7-1. BMS 1 0 Boot Mode Select Boot Memory External 8-bit memory on NCS0 External 16-bit memory on NCS0 7.6.3 Remap Command The ARM vectors (Reset, Abort, Data Abort, Prefetch Abort, Undefined Instruction, Interrupt, Fast Interrupt) are mapped from address 0x0 to address 0x20. In order to allow these vectors to be redefined dynamically by the software, the AT91M40800 microcontroller uses a remap command that enables switching between the boot memory and the internal primary SRAM bank addresses. The remap command is accessible through the EBI User Interface, by writing one in RCB of EBI_RCR (Remap Control Register). Performing a remap command is mandatory if access to the other external devices (connected to chip-selects 1 to 7) is required. The remap operation can only be changed back by an internal reset or an NRST assertion. Abort Control The abort signal providing a Data Abort or a Prefetch Abort exception to the ARM7TDMI is asserted when accessing an undefined address in the EBI address space. No abort is generated when reading the internal memory or by accessing the internal peripherals, whether the address is defined or not. 7.6.4 7.6.5 External Bus Interface The External Bus Interface handles the accesses between addresses 0x0040 0000 and 0xFFC0 0000. It generates the signals that control access to the external devices, and can be configured from eight 1-Mbyte banks up to four 16-Mbyte banks. It supports byte-, half-word- and wordaligned accesses. For each of these banks, the user can program: • Number of wait states • Number of data float times (wait time after the access is finished to prevent any bus contention in case the device is too long in releasing the bus) • Data bus-width (8-bit or 16-bit). • With a 16-bit wide data bus, the user can program the EBI to control one 16-bit device (Byte Access Select mode) or two 8-bit devices in parallel that emulate a 16-bit memory (Byte Write Access mode). The External Bus Interface features also the Early Read Protocol, configurable for all the devices, that significantly reduces access time requirements on an external device in the case of single-clock cycle access. 9 1348FS–ATARM–13-Apr-06 8. Peripherals The AT91M40800 microcontroller peripherals are connected to the 32-bit wide Advanced Peripheral Bus. Peripheral registers are only word accessible – byte and half-word accesses are not supported. If a byte or a half-word access is attempted, the memory controller automatically masks the lowest address bits and generates an word access. Each peripheral has a 16-Kbyte address space allocated (the AIC only has a 4-Kbyte address space). 8.1 Peripheral Registers The following registers are common to all peripherals: • Control Register – write only register that triggers a command when a one is written to the corresponding position at the appropriate address. Writing a zero has no effect. • Mode Register – read/write register that defines the configuration of the peripheral. Usually has a value of 0x0 after a reset. • Data Registers – read and/or write register that enables the exchange of data between the processor and the peripheral. • Status Register – read only register that returns the status of the peripheral. • Enable/Disable/Status Registers are shadow command registers. Writing a one in the Enable Register sets the corresponding bit in the Status Register. Writing a one in the Disable Register resets the corresponding bit and the result can be read in the Status Register. Writing a bit to zero has no effect. This register access method maximizes the efficiency of bit manipulation, and enables modification of a register with a single non-interruptible instruction, replacing the costly read-modify-write operation. Unused bits in the peripheral registers are shown as “–” and must be written at 0 for upward compatibility. These bits read 0. 8.2 Peripheral Interrupt Control The Interrupt Control of each peripheral is controlled from the status register using the interrupt mask. The status register bits are ANDed to their corresponding interrupt mask bits and the result is then ORed to generate the Interrupt Source signal to the Advanced Interrupt Controller. The interrupt mask is read in the Interrupt Mask Register and is modified with the Interrupt Enable Register and the Interrupt Disable Register. The enable/disable/status (or mask) makes it possible to enable or disable peripheral interrupt sources with a non-interruptible single instruction. This eliminates the need for interrupt masking at the AIC or Core level in real-time and multi-tasking systems. 8.3 Peripheral Data Controller The AT91M40800 microcontroller has a 4-channel PDC dedicated to the two on-chip USARTs. One PDC channel is dedicated to the receiver and one to the transmitter of each USART. The user interface of a PDC channel is integrated in the memory space of each USART. It contains a 32-bit Address Pointer Register (RPR or TPR) and a 16-bit Transfer Counter Register (RCR or TCR). When the programmed number of transfers are performed, a status bit indicating the end of transfer is set in the USART Status Register and an interrupt can be generated. 10 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 8.4 8.4.1 System Peripherals PS: Power-saving The Power-saving feature optimizes power consumption, enabling the software to stop the ARM7TDMI clock (idle mode), restarting it when the module receives an interrupt (or reset). It also enables on-chip peripheral clocks to be enabled and disabled individually, matching power consumption and application need. AIC: Advanced Interrupt Controller The Advanced Interrupt Controller has an 8-level priority, individually maskable, vectored interrupt controller, and drives the NIRQ and NFIQ pins of the ARM7TDMI from: • The external fast interrupt line (FIQ) • The three external interrupt request lines (IRQ0 - IRQ2) • The interrupt signals from the on-chip peripherals. The AIC is largely programmable offering maximum flexibility, and its vectoring features reduce the real-time overhead in handling interrupts. The AIC also features a spurious vector, which reduces spurious interrupt handling to a minimum, and a protect mode that facilitates the debug capabilities. 8.4.2 8.4.3 PIO: Parallel I/O Controller The AT91M40800 microcontroller has 32 programmable I/O lines. Six pins are dedicated as general-purpose I/O pins. Other I/O lines are multiplexed with an external signal of a peripheral to optimize the use of available package pins. The PIO controller enables generation of an interrupt on input change and insertion of a simple input glitch filter on any of the PIO pins. WD: Watchdog The Watchdog is built around a 16-bit counter and is used to prevent system lock-up if the software becomes trapped in a deadlock. It can generate an internal reset or interrupt, or assert an active level on the dedicated pin NWDOVF. All programming registers are password-protected to prevent unintentional programming. SF: Special Function The AT91M40800 microcontroller provides registers that implement the following special functions. • Chip identification • RESET status • Protect mode 8.4.4 8.4.5 11 1348FS–ATARM–13-Apr-06 8.5 8.5.1 User Peripherals USART: Universal Synchronous/Asynchronous Receiver Transmitter The AT91M40800 microcontroller provides two identical, full-duplex, universal synchronous/asynchronous receiver/transmitters. Each USART has its own baud rate generator, and two dedicated Peripheral Data Controller channels. The data format includes a start bit, up to 8 data bits, an optional programmable parity bit and up to 2 stop bits. The USART also features a Receiver Timeout register, facilitating variable length frame support when it is working with the PDC, and a Time Guard register, used when interfacing with slow remote equipment. 8.5.2 TC: Timer Counter The AT91M40800 microcontroller features a Timer Counter block that includes three identical 16-bit timer counter channels. Each channel can be independently programmed to perform a wide range of functions including frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation. The Timer Counter can be used in Capture or Waveform mode, and all three counter channels can be started simultaneously and chained together. 12 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 9. Packaging Information Figure 9-1. 100-lead LQFP Package Drawing aaa bbb PIN 1 θ2 S ccc θ3 ddd R1 θ1 R2 0.25 θ c c1 L1 Table 9-1. Common Dimensions (mm) Min 0.09 0.09 0.45 0.6 1.00 REF 0.08 0.08 0.2 Nom Max 0.2 0.16 0.75 Symbol c c1 L L1 R2 R1 13 1348FS–ATARM–13-Apr-06 Table 9-1. S q Common Dimensions (mm) 0.2 0° 0° 11° 11° 12° 12° 13° 13° 1.6 0.05 1.35 1.4 Tolerances of form and position aaa bbb 0.2 0.2 0.15 1.45 3.5° 7° θ1 θ2 θ3 A A1 A2 Table 9-2. Pin Count 100 Lead Count Dimensions (mm) D/E BSC 16.0 D1/E1 BSC 14.0 b Min 0.17 Nom 0.22 Max 0.27 Min 0.17 b1 Nom 0.2 Max 0.23 e BSC 0.50 ccc 0.10 ddd 0.06 Table 9-3. 707 Device and 100-lead LQFP Package Maximum Weight mg 14 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 10. Soldering Profile Table 10-1 gives the recommended soldering profile from J-STD-020C. Table 10-1. Soldering Profile Green Compliant Package Green Package 3° C/sec. max. 180 sec. max. 60 sec. to 150 sec. 20 sec. to 40 sec. 260° C 6° C/sec. max. 8 min. max. Profile Feature Average Ramp-up Rate (217°C to Peak) Preheat Temperature 175°C ±25°C Temperature Maintained Above 217°C Time within 5° C of Actual Peak Temperature Peak Temperature Range Ramp-down Rate Time 25° C to Peak Temperature Note: The package is certified to be backward compatible with Pb/Sn soldering profile. A maximum of three reflow passes is allowed per component. 15 1348FS–ATARM–13-Apr-06 11. Ordering Information Table 11-1. Ordering Information Package LQFP100 Package Type Green Operation Range Industrial (-40° C to 85° C) Ordering Code AT91M40800-33AU 16 AT91M40800 1348FS–ATARM–13-Apr-06 AT91M40800 12. Revision History Table 12-1. Version 1348AS 1348BS 1348CS Revision History Comments First issue Dec-99 Apr-00 May-00 Reformatted Added information to section Internal Memories on page 9. Change Request Ref. 1348DS Change in Table 4 on page 14 Added Table 7, Package Weight, on page 16 Added section Soldering Profile on page 17 Corrected product name in Table 6-1 on page 6. 04-185 1348ES Updated package name to LQFP throughout. Updated Table 11-1, “Ordering Information,” on page 16 and “Soldering Profile” on page 15 with details on Green and RoHs-compliant packages. 05-331 2598 1348FS Removed information on QFP leaded package in Section 10. ”Soldering Profile” on page 15 and in Section 11. ”Ordering Information” on page 16. 17 1348FS–ATARM–13-Apr-06 Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Operations Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60 Biometrics/Imaging/Hi-Rel MPU/ High-Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Literature Requests www.atmel.com/literature Disclaimer: T he information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. A tmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © Atmel Corporation 2006 . A ll rights reserved. A tmel ®, logo and combinations thereof, Everywhere You Are® a nd others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM®, the ARMPowered ® l ogo and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others. 1348FS–ATARM–13-Apr-06