AT93C46_05

Features • Low-voltage and Standard-voltage Operation • – 2.7 (VCC = 2.7V to 5.5V) – 1.8 (VCC = 1.8V to 5.5V) User-selectable Internal Organization – 1K: 128 x 8 or 64 x 16 – 2K: 256 x 8 or 128 x 16 – 4K: 512 x 8 or 256 x 16 Three-wire Serial Interface 2 MHz Clock Rate (5V) Self-timed Write Cycle (10 ms max) High Reliability – Endurance: 1 Million Write Cycles – Data Retention: 100 Years Automotive Grade, Extended Temperature and Lead-Free/Halogen-Free Devices Available 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-ball dBGA2 Packages • • • • • • Three-wire Serial EEPROMs 1K (128 x 8 or 64 x 16) 2K (256 x 8 or 128 x 16) 4K (512 x 8 or 256 x 16) Description The AT93C46/56/66 provides 1024/2048/4096 bits of serial electrically erasable programmable read-only memory (EEPROM), organized as 64/128/256 words of 16 bits each (when the ORG pin is connected to VCC), and 128/256/512 words of 8 bits each (when the ORG pin is tied to ground). The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operations are essential. The AT93C46/56/66 is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead MAP, 8-lead TSSOP, and 8-lead dBGA2 packages. The AT93C46/56/66 is enabled through the Chip Select pin (CS) and accessed via a three-wire serial interface consisting of Data Input (DI), Data Output (DO), and Shift Clock (SK). Upon receiving a Read instruction at DI, the address is decoded and the data is clocked out serially on the DO pin. The Write cycle is completely self-timed, and no separate Erase cycle is required before Write. The Write cycle is only enabled when the part is in the Erase/Write Enable state. When CS is brought high following the initiation of a Write cycle, the DO pin outputs the Ready/Busy status of the part. The AT93C46/56/66 is available in 2.7V to 5.5V and 1.8V to 5.5V versions. Table 1. Pin Configurations Pin Name CS SK DI DO GND VCC ORG DC Function Chip Select Serial Data Clock Serial Data Input 8-lead PDIP CS SK DI DO AT93C46 AT93C56(1) AT93C66(2) Note: 1. This device is not recommended for new designs. Please refer to AT93C56A. 2. This device is not recommended for new designs. Please refer to AT93C66A. 8-lead SOIC 1 2 3 4 8 7 6 5 VCC DC ORG GND 8-lead dBGA2 VCC DC ORG GND 8 7 6 5 1 2 3 4 CS SK D1 D0 Serial Data Output Ground Power Supply Internal Organization Don’t Connect VCC DC ORG GND CS SK DI DO 1 2 3 4 8 7 6 5 VCC DC ORG GND DC VCC CS SK 8-lead SOIC Rotated (R) (1K JEDEC Only) 1 2 3 4 8 7 6 5 ORG GND DO DI 8-lead MAP 8 7 6 5 1 2 3 4 8-lead TSSOP CS SK DI DO CS SK DI DO 1 2 3 4 8 7 6 5 VCC DC ORG GND 0172Z–SEEPR–9/05 1 Absolute Maximum Ratings* Operating Temperature ......................................−55°C to +125°C Storage Temperature .........................................−65°C to +150°C Voltage on Any Pin with Respect to Ground ........................................ −1.0V to +7.0V Maximum Operating Voltage .......................................... 6.25V DC Output Current........................................................ 5.0 mA *NOTICE: Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability Figure 1. Block Diagram Note: When the ORG pin is connected to VCC, the “x 16” organization is selected. When it is connected to ground, the “x 8” organization is selected. If the ORG pin is left unconnected and the application does not load the input beyond the capability of the internal 1 Meg ohm pullup, then the “x 16” organization is selected. The feature is not available on the 1.8V devices. For the AT93C46, if “x 16” organization is the mode of choice and Pin 6 (ORG) is left unconnected, Atmel recommends using the AT93C46A device. For more details, see the AT93C46A datasheet. 2 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 Table 2. Pin Capacitance(1) Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +5.0V (unless otherwise noted) Symbol COUT CIN Note: Test Conditions Output Capacitance (DO) Input Capacitance (CS, SK, DI) 1. This parameter is characterized and is not 100% tested. Max 5 5 Units pF pF Conditions VOUT = 0V VIN = 0V Table 3. DC Characteristics Applicable over recommended operating range from: TAI = −40°C to +85°C, VCC = +1.8V to +5.5V, TAE = -40°C to +125°C, VCC = +1.8V to +5.5V (unless otherwise noted) Symbol VCC1 VCC2 VCC3 ICC ISB1 ISB2 ISB3 IIL IOL VIL1(1) VIH1(1) VIL2(1) VIH2(1) VOL1 VOH1 VOL2 VOH2 Note: Parameter Supply Voltage Supply Voltage Supply Voltage READ at 1.0 MHz Supply Current Standby Current Standby Current Standby Current Input Leakage Output Leakage Input Low Voltage Input High Voltage Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage Output Low Voltage Output High Voltage VCC = 5.0V VCC = 1.8V VCC = 2.7V VCC = 5.0V VIN = 0V to VCC VIN = 0V to VCC 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 2.7V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 2.7V IOL = 2.1 mA IOH = −0.4 mA IOL = 0.15 mA IOH = −100 µA VCC – 0.2 2.4 0.2 WRITE at 1.0 MHz CS = 0V CS = 0V CS = 0V Test Condition Min 1.8 2.7 4.5 0.5 0.5 0 6.0 17 0.1 0.1 Typ Max 5.5 5.5 5.5 2.0 2.0 0.1 10.0 30 1.0 1.0 0.8 V VCC + 1 VCC x 0.3 VCC + 1 0.4 V V V V V Unit V V V mA mA µA µA µA µA µA −0.6 2.0 −0.6 VCC x 0.7 1. VIL min and VIH max are reference only and are not tested. 3 0172Z–SEEPR–9/05 Table 4. AC Characteristics Applicable over recommended operating range from TAI = −40°C to + 85°C, VCC = As Specified, CL = 1 TTL Gate and 100 pF (unless otherwise noted) Symbol Parameter Test Condition Min Typ Max Units fSK SK Clock Frequency 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V Relative to SK 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 2.7V ≤ VCC ≤ 5.5V 1.8V ≤ VCC ≤ 5.5V 4.5V ≤ VCC ≤ 5.5V 0 0 0 250 250 1000 250 250 1000 250 250 1000 50 50 200 100 100 400 0 100 100 400 2 1 0.25 MHz tSKH SK High Time ns tSKL SK Low Time ns tCS Minimum CS Low Time ns tCSS CS Setup Time ns tDIS tCSH tDIH DI Setup Time CS Hold Time DI Hold Time Relative to SK Relative to SK Relative to SK ns ns ns 250 250 1000 250 250 1000 250 250 1000 100 100 400 10 tPD1 Output Delay to “1” Output Delay to “0” CS to Status Valid CS to DO in High Impedance AC Test ns tPD0 AC Test ns tSV AC Test ns tDF AC Test CS = VIL ns ms ms Write Cycles tWP Endurance Note: (1) Write Cycle Time 5.0V, 25°C 0.1 1M 3 1. This parameter is characterized and is not 100% tested. 4 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 Table 5. Instruction Set for the AT93C46 Op Code 10 00 11 01 00 00 00 Address x8 A6 – A0 11XXXXX A6 – A0 A6 – A0 10XXXXX 01XXXXX 00XXXXX x 16 A5 – A0 11XXXX A5 – A0 A5 – A0 10XXXX 01XXXX 00XXXX D7 – D0 D15 – D0 D7 – D0 D15 – D0 x8 Data x 16 Comments Reads data stored in memory, at specified address Write enable must precede all programming modes Erases memory location An – A0 Writes memory location An – A0 Erases all memory locations. Valid only at VCC = 4.5V to 5.5V Writes all memory locations. Valid only at VCC = 4.5V to 5.5V Disables all programming instructions Instruction READ EWEN ERASE WRITE ERAL WRAL EWDS Note: SB 1 1 1 1 1 1 1 The Xs in the address field represent DON’T CARE values and must be clocked. Table 6. Instruction Set for the AT93C56(1) and AT93C66(2) Op Code 10 00 11 01 00 Address x8 A8 – A0 11XXXXXXX A8 – A0 A8 – A0 10XXXXXXX x 16 A7 – A0 11XXXXXX A7 – A0 A7 – A0 10XXXXXX D7 – D0 D15 – D0 x8 Data x 16 Comments Reads data stored in memory, at specified address Write enable must precede all programming modes Erases memory location An – A0 Writes memory location An– A0 Erases all memory locations. Valid only at VCC = 4.5V to 5.5V D7 – D0 D15 – D0 Writes all memory locations. Valid only at VCC = 5.0V ±10% and Disable Register cleared Disables all programming instructions Instruction READ EWEN ERASE WRITE ERAL SB 1 1 1 1 1 WRAL EWDS Notes: 1 1 00 00 01XXXXXXX 00XXXXXXX 01XXXXXX 00XXXXXX 1. This device is not recommended for new designs. Please refer to AT93C56A. 2. This device is not recommended for new designs. Please refer to AT93C66A. 5 0172Z–SEEPR–9/05 Functional Description The AT93C46/56/66 is accessed via a simple and versatile three-wire serial communication interface. Device operation is controlled by seven instructions issued by the host processor. A valid instruction starts with a rising edge of CS and consists of a start bit (logic “1”) followed by the appropriate op code and the desired memory address location. READ (READ): The Read (READ) instruction contains the address code for the memory location to be read. After the instruction and address are decoded, data from the selected memory location is available at the serial output pin DO. Output data changes are synchronized with the rising edges of serial clock SK. It should be noted that a dummy bit (logic “0”) precedes the 8- or 16-bit data output string. ERASE/WRITE ENABLE (EWEN): To assure data integrity, the part automatically goes into the Erase/Write Disable (EWDS) state when power is first applied. An Erase/Write Enable (EWEN) instruction must be executed first before any programming instructions can be carried out. Please note that once in the EWEN state, programming remains enabled until an EWDS instruction is executed or VCC power is removed from the part. ERASE (ERASE): The Erase (ERASE) instruction programs all bits in the specified memory location to the logical “1” state. The self-timed erase cycle starts once the Erase instruction and address are decoded. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS). A logic “1” at pin DO indicates that the selected memory location has been erased and the part is ready for another instruction. WRITE (WRITE): The Write (WRITE) instruction contains the 8 or 16 bits of data to be written into the specified memory location. The self-timed programming cycle tWP starts after the last bit of data is received at serial data input pin DI. The DO pin outputs the Read/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS). A logic “0” at DO indicates that programming is still in progress. A logic “1” indicates that the memory location at the specified address has been written with the data pattern contained in the instruction and the part is ready for further instructions. A Ready/Busy status cannot be obtained if the CS is brought high after the end of the selftimed programming cycle tWP. ERASE ALL (ERAL): The Erase All (ERAL) instruction programs every bit in the memory array to the logic “1” state and is primarily used for testing purposes. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS). The ERAL instruction is valid only at VCC = 5.0V ± 10%. WRITE ALL (WRAL): The Write All (WRAL) instruction programs all memory locations with the data patterns specified in the instruction. The DO pin outputs the Ready/Busy status of the part if CS is brought high after being kept low for a minimum of 250 ns (tCS). The WRAL instruction is valid only at VCC = 5.0V ± 10%. E RASE/WRITE DISABLE (EWDS): To protect against accidental data disturb, the Erase/Write Disable (EWDS) instruction disables all programming modes and should be executed after all programming operations. The operation of the Read instruction is independent of both the EWEN and EWDS instructions and can be executed at any time. 6 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 Timing Diagrams Figure 2. Synchronous Data Timing µs Note: 1. This is the minimum SK period. Table 7. Organization Key for Timing Diagrams AT93C46 (1K) I/O AN DN Notes: 1. 2. 3. 4. x8 A6 D7 x 16 A5 D15 AT93C56 (2K)(1) x8 A8(3) D7 x 16 A7(4) D15 AT93C66 (4K)(2) x8 A8 D7 x 16 A7 D15 This device is not recommended for new designs. Please refer to AT93C56A. This device is not recommended for new designs. Please refer to AT93C66A. A8 is a don’t care value, but the extra clock is required. A7 is a don’t care value, but the extra clock is required. 7 0172Z–SEEPR–9/05 Figure 3. READ Timing tCS High Impedance Figure 4. EWEN Timing CS tCS SK DI 1 0 0 1 1 ... Figure 5. EWDS Timing CS tCS SK DI 1 0 0 0 0 ... 8 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 Figure 6. WRITE Timing CS tCS SK DI 1 0 1 AN ... A0 DN ... D0 DO HIGH IMPEDANCE BUSY READY tWP Figure 7. WRAL Timing(1) CS tCS SK DI 1 0 0 0 1 ... DN ... D0 DO HIGH IMPEDANCE BUSY READY tWP Note: 1. Valid only at VCC = 4.5V to 5.5V. Figure 8. ERASE Timing tCS CS CHECK STATUS STANDBY SK DI 1 1 1 AN AN-1 AN-2 ... A0 tSV tDF HIGH IMPEDANCE READY DO HIGH IMPEDANCE BUSY tWP 9 0172Z–SEEPR–9/05 Figure 9. ERAL Timing(1) tCS CS CHECK STATUS STANDBY SK DI 1 0 0 1 0 tSV tDF HIGH IMPEDANCE READY DO HIGH IMPEDANCE BUSY tWP Note: 1. Valid only at VCC = 4.5V to 5.5V. 10 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 AT93C46 Ordering Information(1) Ordering Code AT93C46-10PI-2.7 AT93C46-10SI-2.7 AT93C46R-10SI-2.7 AT93C46W-10SI-2.7 AT93C46-10TI-2.7 AT93C46-10PI-1.8 AT93C46-10SI-1.8 AT93C46R-10SI-1.8 AT93C46W-10SI-1.8 AT93C46-10TI-1.8 AT93C46-10PU-2.7 AT93C46-10PU-1.8 AT93C46-10SU-2.7 AT93C46-10SU-1.8 AT93C46W-10SU-2.7 AT93C46W-10SU-1.8 AT93C46-10TU-2.7 AT93C46-10TU-1.8 AT93C46Y1-10YU-2.7 AT93C46Y1-10YU-1.8 AT93C46Y5-10YU-2.7 AT93C46Y5-10YU-1.8 AT93C46U3-10UU-2.7 AT93C46U3-10UU-1.8 AT93C46-W2.7-11(2) AT93C46-W1.8-11(2) Notes: Package 8P3 8S1 8S1 8S2 8A2 8P3 8S1 8S1 8S2 8A2 8P3 8P3 8S1 8S1 8S2 8S2 8A2 8A2 8Y1 8Y1 8Y5 8Y5 8U3-1 8U3-1 Die Sale Die Sale Operation Range Industrial (−40°C to 85°C) Industrial (−40°C to 85°C) Lead-free/Halogen-free/ Industrial Temperature (−40°C to 85°C) Industrial (−40°C to 85°C) 1. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in the Table 3 on page 3 and Table 4 on page 4. 2. Available in waffle pack and wafer form, order as SL719 for wafer form. Bumped die available upon request. Package Type 8P3 8S1 8S2 8A2 8U3-1 8Y1 8Y5 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) 8-ball, Die Ball Grid Array Package (dBGA2) 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP) 8-lead, 2.00 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP) Options −2.7 −1.8 R Low Voltage (2.7V to 5.5V) Low Voltage (1.8V to 5.5V) Rotated Pinout 11 0172Z–SEEPR–9/05 AT93C56(1) Ordering Information Ordering Code(2) AT93C56-10PI-2.7 AT93C56-10SI-2.7 AT93C56W-10SI-2.7 AT93C56-10TI-2.7 AT93C56Y1-10YI-2.7 AT93C56-10PI-1.8 AT93C56-10SI-1.8 AT93C56W-10SI-1.8 AT93C56-10TI-1.8 AT93C56Y1-10YI-1.8 Notes: Package 8P3 8S1 8S2 8A2 8Y1 8P3 8S1 8S2 8A2 8Y1 Operation Range Industrial (−40°C to 85°C) Industrial (−40°C to 85°C) 1. This device is not recommended for new designs. Please refer to AT93C56A. 2. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in Table 3 on page 3 and Table 4 on page 4. Package Type 8P3 8S1 8S2 8A2 8Y1 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP) Options −2.7 1.8 Low Voltage (2.7V to 5.5V) Low Voltage (1.8V to 5.5V) 12 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 AT93C66(1) Ordering Information Ordering Code(2) AT93C66-10PI-2.7 AT93C66-10SI-2.7 AT93C66W-10SI-2.7 AT93C66-10TI-2.7 AT93C66Y1-10YI-2.7 AT93C66-10PI-1.8 AT93C66-10SI-1.8 AT93C66W-10SI-1.8 AT93C66-10TI-1.8 AT93C66Y1-10YI-1.8 Notes: Package 8P3 8S1 8S2 8A2 8Y1 8P3 8S1 8S2 8A2 8Y1 Operation Range Industrial (−40°C to 85°C) Industrial (−40°C to 85°C) 1. This device is not recommended for new designs. Please refer to AT93C66A. 2. For 2.7V devices used in the 4.5V to 5.5V range, please refer to performance values in Table 3 on page 3 and Table 4 on page 4. Package Type 8P3 8S1 8S2 8A2 8Y1 8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP) 8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC) 8-lead, 0.200" Wide, Plastic Gull Wing Small Outline (EIAJ SOIC) 8-lead, 0.170" Wide, Thin Shrink Small Outline Package (TSSOP) 8-lead, 4.90 mm x 3.00 mm Body, Dual Footprint, Non-leaded, Miniature Array Package (MAP) Options −2.7 −1.8 Low Voltage (2.7V to 5.5V) Low Voltage (1.8V to 5.5V) 13 0172Z–SEEPR–9/05 Packaging Information 8P3 – PDIP E E1 1 N Top View c eA End View D e D1 A2 A SYMBOL COMMON DIMENSIONS (Unit of Measure = inches) MIN NOM MAX NOTE A A2 b b2 b3 c D 0.115 0.014 0.045 0.030 0.008 0.355 0.005 0.300 0.240 0.310 0.250 0.100 BSC 0.300 BSC 0.115 0.130 0.130 0.018 0.060 0.039 0.010 0.365 0.210 0.195 0.022 0.070 0.045 0.014 0.400 2 5 6 6 3 3 b2 b3 4 PLCS L D1 E E1 e eA L b 0.325 0.280 4 3 Side View 4 0.150 2 Notes: 1. This drawing is for general information only; refer to JEDEC Drawing MS-001, Variation BA for additional information. 2. Dimensions A and L are measured with the package seated in JEDEC seating plane Gauge GS-3. 3. D, D1 and E1 dimensions do not include mold Flash or protrusions. Mold Flash or protrusions shall not exceed 0.010 inch. 4. E and eA measured with the leads constrained to be perpendicular to datum. 5. Pointed or rounded lead tips are preferred to ease insertion. 6. b2 and b3 maximum dimensions do not include Dambar protrusions. Dambar protrusions shall not exceed 0.010 (0.25 mm). 01/09/02 2325 Orchard Parkway San Jose, CA 95131 TITLE 8P3, 8-lead, 0.300" Wide Body, Plastic Dual In-line Package (PDIP) DRAWING NO. 8P3 REV. B R 14 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 8S1 – JEDEC SOIC C 1 E E1 N ∅ L Top View End View e B A SYMBOL COMMON DIMENSIONS (Unit of Measure = mm) MIN 1.35 0.10 0.31 0.17 4.80 3.81 5.79 NOM – – – – – – – 1.27 BSC 0.40 0˚ – – 1.27 8˚ MAX 1.75 0.25 0.51 0.25 5.00 3.99 6.20 NOTE A1 A A1 b C D D E1 E Side View e L ∅ Note: These drawings are for general information only. Refer to JEDEC Drawing MS-012, Variation AA for proper dimensions, tolerances, datums, etc. 10/7/03 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8S1, 8-lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC) DRAWING NO. 8S1 REV. B R 15 0172Z–SEEPR–9/05 8S2 – EIAJ SOIC C 1 E E1 N L ∅ Top View End View e A SYMBOL b COMMON DIMENSIONS (Unit of Measure = mm) MIN NOM MAX NOTE A1 A A1 b C 1.70 0.05 0.35 0.15 5.13 5.18 7.70 0.51 0˚ 1.27 BSC 2.16 0.25 0.48 0.35 5.35 5.40 8.26 0.85 8˚ 4 2, 3 5 5 D D E1 E L ∅ Side View e Notes: 1. 2. 3. 4. 5. This drawing is for general information only; refer to EIAJ Drawing EDR-7320 for additional information. Mismatch of the upper and lower dies and resin burrs are not included. It is recommended that upper and lower cavities be equal. If they are different, the larger dimension shall be regarded. Determines the true geometric position. Values b and C apply to pb/Sn solder plated terminal. The standard thickness of the solder layer shall be 0.010 +0.010/−0.005 mm. 10/7/03 2325 Orchard Parkway San Jose, CA 95131 TITLE 8S2, 8-lead, 0.209" Body, Plastic Small Outline Package (EIAJ) DRAWING NO. R 8S2 REV. C 16 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 8A2 – TSSOP 3 21 Pin 1 indicator this corner E1 E L1 N L Top View End View COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN 2.90 NOM 3.00 6.40 BSC 4.30 – 0.80 0.19 4.40 – 1.00 – 0.65 BSC 0.45 0.60 1.00 REF 0.75 4.50 1.20 1.05 0.30 4 3, 5 MAX 3.10 NOTE 2, 5 b A D E E1 A e D A2 A2 b e Side View L L1 Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-153, Variation AA, for proper dimensions, tolerances, datums, etc. 2. Dimension D does not include mold Flash, protrusions or gate burrs. Mold Flash, protrusions and gate burrs shall not exceed 0.15 mm (0.006 in) per side. 3. Dimension E1 does not include inter-lead Flash or protrusions. Inter-lead Flash and protrusions shall not exceed 0.25 mm (0.010 in) per side. 4. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall be 0.08 mm total in excess of the b dimension at maximum material condition. Dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and adjacent lead is 0.07 mm. 5. Dimension D and E1 to be determined at Datum Plane H. 5/30/02 R 2325 Orchard Parkway San Jose, CA 95131 TITLE 8A2, 8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP) DRAWING NO. 8A2 REV. B 17 0172Z–SEEPR–9/05 8U3-1 – dBGA2 E D 1. b PIN 1 BALL PAD CORNER A1 A2 A Top View PIN 1 BALL PAD CORNER Side View 4 1 (d1) 2 3 d 8 e 7 6 5 COMMON DIMENSIONS (Unit of Measure = mm) (e1) SYMBOL MIN 0.71 0.10 0.40 0.20 NOM 0.81 0.15 0.45 0.25 1.50 BSC 2.00 BSC 0.50 BSC 0.25 REF 1.00 BSC 0.25 REF MAX 0.91 0.20 0.50 0.30 NOTE Bottom View 8 SOLDER BALLS A A1 A2 b 1. Dimension “b” is measured at the maximum solder ball diameter. This drawing is for general information only. D E e e1 d d1 6/24/03 1150 E. Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TITLE 8U3-1, 8-ball, 1.50 x 2.00 mm Body, 0.50 mm pitch, Small Die Ball Grid Array Package (dBGA2) DRAWING NO. PO8U3-1 REV. A R 18 AT93C46/56/66 0172Z–SEEPR–9/05 AT93C46/56/66 8Y1 – MAP PIN 1 INDEX AREA A 1 2 3 4 PIN 1 INDEX AREA E1 D D1 L 8 E A1 b 7 6 5 e Top View End View Bottom View COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL A A A1 MIN – 0.00 4.70 2.80 0.85 0.85 0.25 NOM – – 4.90 3.00 1.00 1.00 0.30 0.65 TYP MAX 0.90 0.05 5.10 3.20 1.15 1.15 0.35 NOTE Side View D E D1 E1 b e L 0.50 0.60 0.70 2/28/03 2325 Orchard Parkway San Jose, CA 95131 TITLE 8Y1, 8-lead (4.90 x 3.00 mm Body) MSOP Array Package (MAP) Y1 DRAWING NO. 8Y1 REV. C R 19 0172Z–SEEPR–9/05 8Y5 – MAP D2 b (8x) Pin 1 Index Area E E2 Pin 1 ID L (8x) D e (6x) 1.50 REF. A3 Top View A Bottom View COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL D E D2 E2 A A1 A2 A3 L e 0.20 1.40 1.75 – 0.0 – MIN NOM 2.00 BSC 3.00 BSC 1.50 1.85 – 0.02 – 0.20 REF 0.30 0.50 BSC 0.20 0.25 0.30 2 0.40 1.60 1.95 0.90 0.05 0.85 MAX NOTE A2 A1 b Side View Notes: 1. This drawing is for general information only. Refer to JEDEC Drawing MO-229, for proper dimensions, tolerances, datums, etc. 2. Dimension b applies to metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip. If the terminal has the optional radius on the other end of the terminal, the dimension should not be measured in that radius area. R TITLE 2325 Orchard Parkway 8Y5, 8-lead 2.0 x 3.0 mm Body, 0.50 mm Pitch, Mini-Map, Dual San Jose, CA 95131 No Lead Package (DFN) 11/12/03 DRAWING NO. REV. 8Y5 A 20 AT93C46/56/66 0172Z–SEEPR–9/05 Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Operations Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60 Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Literature Requests www.atmel.com/literature Disclaimer: T he information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. A tmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © Atmel Corporation 2005 . A ll rights reserved. A tmel ®, logo and combinations thereof, Everywhere You Are® a nd others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. Printed on recycled paper. 0172Z–SEEPR–9/05