0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
ATA5283P-6AQJ

ATA5283P-6AQJ

  • 厂商:

    ATMEL(爱特梅尔)

  • 封装:

  • 描述:

    ATA5283P-6AQJ - Interface IC for 125 kHz Wake-up Function - ATMEL Corporation

  • 数据手册
  • 价格&库存
ATA5283P-6AQJ 数据手册
Features • • • • • • • • Wake-up Function for a Microcontroller with Preamble Detection 1 mVrms Sensitivity 1 µA Standby Current Power Supply: 2V to 3.8V Baud Rate: up to 4 kbps (ASK Modulation) Operation Temperature: up to 125°C Withstands +175°C Few External Components Application • Tire Pressure Monitoring (TPM) 1. Description The ATA5283 is a 125 kHz ultra-low power receiver used for the wake-up function of Tire Pressure Monitoring (TPM) application. The sensitive input stage of the IC amplifies and demodulates the carrier signal from the antenna coil to a digital output signal for a microcontroller. During the standby mode the preamble detection unit monitors the incoming signal and activates the wake-up output and the data output, if the IC receives a proper 125 kHz carrier signal. By combining the IC with an antenna coil, a microcontroller, an RF transmitter/transceiver, a battery, temperature- and pressure sensor, it is possible to design a complete Tire Pressure Monitoring system (TPM). Figure 1-1. Block Diagram Battery Interface IC for 125 kHz Wake-up Function ATA5283 VDD Lx COIL Amplifier with AGC ATA5283 RESET Vref Conditioner Preamble check N_WAKEUP N_DATA TST1 TST2 GND 4598H–AUTO–03/07 2. Pin Configuration Figure 2-1. Pinning TSSOP8L COIL TST1 TST2 VSS 1 2 3 4 8 7 6 5 VDD N_WAKEUP N_DATA RESET Figure 2-2. Pin 1 2 3 4 5 6 7 8 Pin Description Symbol COIL TST1 TST2 VSS RESET N_DATA N_WAKEUP VDD Function Antenna coil input Test pin (reserved) Test pin (reserved) Signal ground External reset input Data signal Low active wake-up signal for microcontroller Battery voltage 2 ATA5283 4598H–AUTO–03/07 ATA5283 3. Functional Description The ATA5283 is an ultra-low power ASK receiver. Without a carrier signal it operates in the standby listen mode. In this mode it monitors the coil input with a very low current consumption. To activate the IC and the connected control unit, the transmitting stage must send the preamble carrier burst. After a preamble is detected the IC is activated. It adapts the gain of the input stage and enables the wake-up and the data output. The first gap at the end of the preamble generates a wake-up signal for the microcontroller. After that the receiver outputs the data signal at N_DATA. To return the IC into the standby listen mode it must be reset via the RESET input. 3.1 AGC Amplifier The input stage contains an Automatic Gain Control (AGC) amplifier to amplify the input signal from the coil. The gain is adjusted by the automatic gain control circuit if a preamble signal is detected. The high dynamic range of the AGC enables the IC to operate with input signals from 1 mVrms to 1.1Vrms. After the AGC settling time the amplifier output delivers a 125 kHz signal with an amplitude adjusted for the following evaluation circuits’ preamble detection, signal conditioner, wake-up. 3.2 Preamble Detection Before data transmission the IC stays in standby listen mode. To prevent the circuit from unintended operations in a noisy environment the preamble detection circuit checks the input signal. A valid signal is detected by a counter after 192 carrier periods without interrupts. Short interrupts which are suppressed by the signal conditioner are tolerated. When a valid carrier (preamble) is found the circuit starts the automatic gain control. It requires up to 512 carrier periods to settling. The complete preamble should have 704 carrier periods minimum. The preamble is terminated and the data transfer is started with the first gap (Start Gap) in the carrier (see Figure 3-1). Figure 3-1. Communication Protocol Preamble > 5.64 ms Start gap Procedure Data 192 Periods of LF > 512 Periods of LF Signal N_DATA N_WAKEUP RESET Gain control Current profile No gain control AGC adjustment Gain control active No gain control 1 µA 2 µA 0.5 µA 3 4598H–AUTO–03/07 3.3 Automatic Gain Control For a correct demodulation the signal conditioner needs appropriate internal signal amplitude. To control the input signal the ATA5283 has a build in digital AGC. The gain control circuit regulates the internal signal amplitude to the reference value (Ref2, Figure 3-2). It decreases the gain by one step if the internal signal exceeds the reference level for two periods and it increases the gain by one step if eight periods do not achieve the reference level. In the standby listen mode the gain is reset to the maximum value. If a valid preamble signal (192 valid carrier clocks) is detected the automatic gain control is activated. Note: With the variation of the gain the coil input impedance changes from high impedance to minimal 143 kΩ because of the internal regulator circuit (see Figure 3-8 on page 8). Figure 3-2. Automatic Gain Control Transmitted signal Coil input Gain control reference Ref. 2 Gap detection Ref. 1 reference 100% 50% Gain controlled signal Internal comparator signal N_DATA 4 ATA5283 4598H–AUTO–03/07 ATA5283 3.4 Signal Conditioner The signal conditioner demodulates the amplifier output signal and converts it to a binary signal. It compares the carrier signal with the 50% reference level (see Ref1 in Figure 3-3) and delivers a logical 1, if the carrier signal stays below the reference and a logical 0, if it exceeds the reference level. A smoothing filter suppress the space between the half-waves as well as a few missing periods in the carrier and glitches during the gaps. The output signal of the signal conditioner is used as the internal data signal for the data output, the wake-up logic and the preamble detection. The timing of the demodulated data signal is delayed related to the signal at the transmitting end. This delay is a function of the carrier frequency, the behavior of the smoothing filter and the antenna Q-factor. The smoothing filter causes a delay of 3 to 6 periods (see tb and td in Figure 3-3). The rest of the delay is caused by the build-up time of the antenna signal and is conditioned on the Q-factor (see ta and tc in Figure 3-3). Figure 3-3. Ref.2 Ref.1 Coil input Output Timing 100% 50% Comparator output N_DATA ta tON tb tc td tOFF The following diagrams show the delay of the data signal as a function of the antenna Q-factor. Figure 3-4. Turn On Delay Time (tON) versus Antenna Q-Factor 250 ffield = 125 kHz 200 typ. max. ton (µs) 150 100 min. 50 0 0 10 20 30 40 50 Q-factor 5 4598H–AUTO–03/07 Figure 3-5. Turn Off Delay Time (toff) versus Antenna Q-Factor 200 180 160 140 max. typ. ffield = 125 kHz toff (µs) 120 100 80 60 40 20 0 0 10 20 min. 30 40 50 Q-factor 3.5 Data Output The data output N_DATA outputs the demodulated and digitized LF signal according to the envelope of the antenna input signal. In the standby mode the N_DATA output is disabled and set to level 1. It is enabled by the wake-up signal and it outputs 1 level if the IC detects the carrier signal and a 0 level during the gaps (see Figure 3-1 on page 3). As the circuit does not check the received data (except the preamble), it is up to the user to choose the kind of encoding (pulse distance, Manchester, bi-phase...) wanted. 3.6 Wake-up Signal The wake-up signal (N_WAKEUP) indicates that the ATA5283 has detected the end of a preamble signal and has left the standby mode. It can be used as a wake-up or a chip select signal for an external device (see Figure 3-1 on page 3). After a preamble is detected the first valid gap (Start Gap) sets the N_WAKEUP output to low and enables the data output N_DATA. The N_WAKEUP holds the low level until the IC is reset to the standby mode by a reset signal. 3.7 Reset The IC is reset either by the internal POR circuit during a power on sequence or by a high pulse at the RESET pin. After the reset all internal counters are in the initial state and the IC is in the standby listen mode. The POR circuit generates a reset while the supply voltage VDD is below the power on reset threshold VPOR and release the function of the IC if VDD exceeds this threshold. A high signal at the RESET pin resets the complete circuit. If the IC is activated a reset signal is necessary to activate the standby listen mode. The RESET pin can also be used to hold the IC in a power down state. In this state the IC is out of operation and the current consumption is below the standby current. Note: The RESET pin is high impedance CMOS input. To avoid floating effects like undefined input states and malfunctions it should not be open. 6 ATA5283 4598H–AUTO–03/07 ATA5283 3.8 Standby Listen Mode In the standby listen mode the IC monitors the coil input with a very low current consumption. The automatic gain control is switched off and the gain is set to the maximum value. The N_DATA and the N_WAKEUP output are set to a high level. Before the controller enters its standby mode after the communication, it should activate the standby listen mode of the ATA5283 with a reset signal. This measure ensures that the IC enters the power saving standby mode and that the IC wakes the controller correctly with the next preamble signal. 3.9 Applications Figure 3-6 shows a typical TPM application of the ATA5283. Combined with the antenna resonant circuit the ATA5283 is used as wake-up receiver for the microcontroller and the connected temperature- and pressure-sensor. Note: To avoid supply voltage ripples to affect the microcontroller, an RC filter (R1 = 100Ω, C1 = 10 nF) is recommended. Figure 3-6. Application R1 125 kHz Amplifier with AGC 8 C1 ATA5283 5 7 6 RESET N_WAKEUP N_DATA Temp. sensor Central board controller Antenna driver ATA5275 LA CA 1 Micro controller Pressure sensor Vref 2 3 4 UHF Rx UHF Tx T5743 433 kHz ATAR862 7 4598H–AUTO–03/07 Figure 3-7. Pin Connection and Pin Protection ATA5283 COIL_X 1 Divider impedance 143 kΩ to 5 MΩ 8 VDD VDD VDD TST1 2 2 kΩ 7 N_WAKEUP VDD VDD VDD TST2 3 2 kΩ 6 N_DATA VDD VSS 4 1 kΩ 5 RESET Figure 3-8. Coil Input Impedance 10000 max. typ. min. Z (kΩ) 1000 100 1 10 100 1000 10000 Coil Input Signal (mVpp) 8 ATA5283 4598H–AUTO–03/07 ATA5283 4. Absolute Maximum Ratings Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Power supply Input voltage (except coil inputs) Input current coil Input voltage coil ESD protection (human body) Operating temperature range Withstanding 175°C Storage temperature range Soldering temperature Symbol VDD VIN ICI VCI VESD Tamb tTEMP Tstg Tsld Value –0.3 to +6.5 VSS – 0.3 < VIN < VDD + 0.3 ±10 VDD – 3.5 < VCI < VDD + 3.5 4 –40 to +125 30 –40 to +150 260 Unit V V mA V kV °C min. °C °C 5. Thermal Resistance Parameters Thermal resistance junction ambient Symbol RthJA Value 210 Unit K/W 6. Operating Range Parameters Power supply range Operating temperature range Symbol VDD TOP Value 2 to 3.8 –40 to +125 Unit V °C 9 4598H–AUTO–03/07 7. Electrical Characteristics VSS = 0V, VDD = 2V to 3.8V, Tamb = –40° C to +105°C, characterized up to 125°C, unless other specified No. 1 1.1 Parameters Power supply Reset supply current –40 Reset supply current +25 1.2 Reset supply current +85 Reset supply current +105 Reset supply current +125 Supply current (standby listen mode) –40 Supply current (standby listen mode) +25 1.3 Supply current (standby listen mode) +85 Supply current (standby listen mode) +105 Supply current (standby listen mode) +125 Supply current with carrier (AGC active) –40 Supply current with carrier (AGC active) +25 1.4 Supply current with carrier (AGC active) +85 Supply current with carrier (AGC active) +105 Supply current with carrier (AGC active) +125 ICI = ± 1 mA VDD = 2V ICI = ± 1 mA VDD = 3.2V ICI = ± 1 mA VDD = 3.8V 2 2.1 2.2 2.3 2.4 2.5 2.6 Amplifiers Wake-up sensitivity Bandwidth Upper corner frequency Lower corner frequency Input impedance Input capacitance 125 kHz input signal Without coil Without coil Without coil f = 125 kHz VIN ≥ 1 mVrms at 125 kHz 7 6 6 6 1 1 VSENS BW fu fo RIN CIN 143 10 1 150 180 30 2.2 mVrms kHz kHz kHz kΩ pF A C C C A C 1-3 VC ±1.4 ±1.6 ±1.8 1,2, 3, 8 IDD 2 1, 2, 3, 8 IDDL 1.1 1, 2, 3, 8 IDDR 0.4 Test Conditions Pin 8 Symbol VDD Min. 2 Typ. 3.2 Max. 3.8 0.8 0.8 0.8 1.0 1.5 1.4 1.5 1.6 1.6 1.7 4.0 4.1 4.2 4.2 4.2 Unit V µA µA µA µA µA µA µA µA µA µA µA µA µA µA µA Vp Vp Vp Type* A A A C A C A A C A C A A C A C A A A Power Supply and Coil Limiter 1.5 Coil input voltage referred to VDD (Input coil limiter for channels X, Y, Z) *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter 10 ATA5283 4598H–AUTO–03/07 ATA5283 7. Electrical Characteristics (Continued) VSS = 0V, VDD = 2V to 3.8V, Tamb = –40° C to +105°C, characterized up to 125°C, unless other specified No. 3 3.1 Parameters Automatic Gain Control Preamble detection time VIN ≥ 3 mVrms at 125 kHz f = 125 kHz VIN = 1 mVrms VIN = 3 mVrms VIN = 30 mVrms VIN = 100 mVrms VIN = 1Vrms Coil input signal 100% to 37% (τ ) Coil input signal: 50 to 100% changing Coil input signal: 100 to 50% changing 125 kHz ASK 125 kHz ASK 125 kHz ASK 1 1 1 tAGC tAGC tAGC tAGC tAGC tEOS tCORR tCORR DR tON tOFF 0.8 × VDD 20 0 -0.2 0 0.8 × VDD 0 0.8 × VDD 0 1 1.5 0.2 × VDD 0 0.2 VDD 0.2 × VDD VDD 0.2 × VDD 1.9 100 800 10 200 4 40 40 0 48 220 292 450 tDAGC 192 Periods B Test Conditions Pin Symbol Min. Typ. Max. Unit Type* 3.2 AGC adjustment time Periods C 512 20 52 208 Periods Periods Periods Kb/s µs µs C C C A A A 3.3 Signal change rate (gap detection) AGC correction time (no gap detection) Data rate (Q < 20) Delay time RF signal to data Delay time RF signal to data Interface Reset input level high Reset pulse width Reset input level low Reset input leakage current low Reset input leakage current high 3.4 3.5 3.6 3.7 4 4.1 4.1.1 4.2 4.3 4.4 4.5 4.6 4.7 4.8 5 5.1 5.2 5.2.1 5.3 5 VRESET = VDD 5 5 VRESET = VSS VRESET = VDD 5 5 7 7 6 6 VHRESET tRESET VLRESET IIL IIH VHNWAKE VLNWAKE VHNDATA VLNDATA VPOR VDD V µs V µA µA V V V V V ms µs µs A A C A A A A A A A C C C N_WAKEUP output level high INWAKEUP = –100 µA N_WAKEUP output level low N_DATA output level high N_DATA output level low Power Supply and Reset VDD power on reset threshold Power-up time Standby reactivation delay after pulse reset Switch on VDD to circuit active f = 125 kHz INWAKEUP = 100 µA IN_DATA = –100 µA IN_DATA = 100 µA tPON TSbydel 7 tRST RESET reactivation caused by tBDN = 500 ns negative spikes on VDD *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter 11 4598H–AUTO–03/07 8. Ordering Information Extended Type Number ATA5283P-6AQJ ATA5283P-6APJ Package TSSOP8L TSSOP8L Remarks 5000 pieces, taped and reeled, Pb-free 500 pieces, taped and reeled, Pb-free 9. Package Information Package: TSSOP 8L Dimensions in mm 0.85±0.05 1-0.15 +0.05 3±0.1 3±0.1 0.31-0.07 0.65 nom. 3 x 0.65 = 1.95 nom. 8 5 3.8±0.3 4.9±0.1 technical drawings according to DIN specifications Drawing-No.: 6.543-5083.01-4 Issue: 2; 15.03.04 1 4 12 ATA5283 4598H–AUTO–03/07 5 0.15-0.02 +0.0 +0.06 0.1±0.05 ATA5283 10. Revision History Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document. Revision No. 4598H-AUTO-03/07 4598G-AUTO-01/07 History • Number 5.2.1 in section 7 “Electrical Characteristics” on page 11 added • Put datasheet in a new template • Pb-free logo on page 1 deleted • • • • Put datasheet in a new template Pb-free logo on page 1 added Heading Rows on Table “Absolute Maximum Ratings” on page 9 added Ordering Information on page 12 changed 4598F-AUTO-09/05 13 4598H–AUTO–03/07 Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Atmel Operations Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 RF/Automotive Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Regional Headquarters Europe Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500 Microcontrollers 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60 Biometrics Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-47-50 Fax: (33) 4-76-58-47-60 Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 ASIC/ASSP/Smart Cards Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743 Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Literature Requests www.atmel.com/literature Disclaimer: T he information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. A tmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2007 Atmel Corporation. A ll rights reserved. A tmel ®, logo and combinations thereof, Everywhere You Are® a nd others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. 4598H–AUTO–03/07
ATA5283P-6AQJ 价格&库存

很抱歉,暂时无法提供与“ATA5283P-6AQJ”相匹配的价格&库存,您可以联系我们找货

免费人工找货