ATR0625P

Features • 16-channel GPS Correlator – 8192 Search Bins with GPS Acquisition Accelerator – Accuracy: 2.5m CEP (Stand-Alone, S/A off) – Time to First Fix: 34s (Cold Start) – Acquisition Sensitivity: –142 dBm (Cold Start) – Tracking Sensitivity: –158 dBm Utilizes the ARM7TDMI® ARM® Thumb® Processor Core – High-performance 32-bit RISC Architecture – High-density 16-bit Instruction Set – EmbeddedICE™ (In-circuit Emulator) 128 Kbyte Internal RAM 384 Kbyte Internal ROM, Firmware Version V5.0 Position TEchnology Provided by µ-blox 6-channel Peripheral Data Controller (PDC) 8-level Priority, Individually Maskable, Vectored Interrupt Controller – 2 External Interrupts 24 User-programmable I/O Lines 1 USB Device Port – Universal Serial Bus (USB) V2.0 Full-speed Device – Embedded USB V2.0 Full-speed Transceiver – Suspend/Resume Logic – Ping-pong Mode for Isochronous and Bulk Endpoints 2 USARTs – 2 Dedicated Peripheral Data Controller (PDC) Channels per USART Master/Slave SPI Interface – 2 Dedicated Peripheral Data Controller (PDC) Channels – 8-bit to 16-bit Programmable Data Length – 4 External Slave Chip Selects Programmable Watchdog Timer Advanced Power Management Controller (APMC) – Peripherals Can Be Deactivated Individually – Geared Master Clock to Reduce Power Consumption – Sleep State with Disabled Master Clock – Hibernate State with 32.768 kHz Master Clock Real Time Clock (RTC) 2.3V to 3.6V or 1.8V Core Supply Voltage Includes Power Supervisor 1.8V to 3.3V User-definable I/O Voltage for Several GPIOs with 5V Tolerance 4 Kbytes Battery Backup Memory 8 mm × 8 mm 56 Pin QFN56 Package RoHS-compliant, Green • • • • • • • • GPS Baseband Processor SuperSense ATR0625P • • • • • • • • • • • 4925G–GPS–06/08 1. Description The GPS baseband processor ATR0625P includes a 16-channel GPS correlator and is based on the ARM7TDMI processor core. This processor has a high-performance 32-bit RISC architecture and very low power consumption. In addition, a large number of internally banked registers result in very fast exception handling, making the device ideal for real-time control applications. The ATR0625P has two USART and an USB device port. This port is compliant with the Universal Serial Bus (USB) V2.0 full-speed device specification. The ATR0625P includes full GPS SuperSense® firmware, licensed from u-blox AG, which performs the basic GPS operation, including tracking, acquisition, navigation and position data output. For normal PVT (Position/Velocity/Time) applications, there is no need for off-chip Flash memory or ROM. The firmware supports e.g. the NMEA® protocol (2.1 and 2.3), a binary protocol for PVT data, configuration and debugging, the RTCM protocol for DGPS, SBAS (WAAS, EGNOS and MSAS) and A-GPS (aiding). It is also possible to store the configuration settings in an optional external EEPROM. The ATR0625P is manufactured using Atmel®’s high-density CMOS technology. By combining the ARM7TDMI microcontroller core with on-chip SRAM, 16-channel GPS correlator, and a wide range of peripheral functions on a monolithic chip, the ATR0625P provides a highly flexible and cost-effective solution for GPS applications. 2 ATR0625P 4925G–GPS–06/08 ATR0625P Figure 1-1. ATR0625P Block Diagram GPS Accelerator GPS Correlators XT_IN XT_OUT Advanced Power Management Controller SRAM RTC NSHDN NSLEEP RF_ON CLK23 SIGLO0 SIGHI0 SMD Generator P0/NANTSHORT P14/NAADET1 P25/NAADET0 P20/TIMEPULSE P29/GPSMODE12 P27/GPSMODE11 P26/GPSMODE10 P24/GPSMODE8 P23/GPSMODE7 P19/GPSMODE6 P17/GPSMODE5 P13/GPSMODE3 P12/GPSMODE2 P1/GPSMODE0 P9/EXTINT0 P2/BOOT_MODE P30/AGCOUT0 P8/STATUSLED PIO2 Controller APB SPI Timer Counter P15/ANTON USART2 Special Function P21/TXD2 PIO2 P22/RXD2 PIO2 Advanced Interrupt Controller USART1 P18/TXD1 P31/RXD1 USB Transceiver Watchdog P16/NEEPROM USB_DP USB_DM B R I D G E USB ASB Interface to Off-Chip Memory (EBI) ARM7TDMI Embedded ICE DBG_EN NTRST TDI TDO TCK TMS JTAG SRAM 128K ROM 384K PDC2 Reset Controller Power Supply Manager VBAT18 VBAT LDOBAT_IN LDO_OUT LDO_IN LDO_EN NRESET 3 4925G–GPS–06/08 2. Architectural Overview 2.1 Description The ATR0625P architecture consists of two main buses, the Advanced System Bus (ASB) and the Advanced Peripheral Bus (APB). The ASB is designed for maximum performance. It interfaces the processor with the on-chip 32-bit memories. The APB is designed for accesses to on-chip peripherals and is optimized for low power consumption. The AMBA™ Bridge provides an interface between the ASB and the APB. An on-chip Peripheral Data Controller (PDC2) transfers data between the on-chip USARTs/SPI and the on-chip and off-chip memories without processor intervention. Most importantly, the PDC2 removes the processor interrupt handling overhead and significantly reduces the number of clock cycles required for a data transfer. It can transfer up to 64K contiguous bytes without reprogramming the starting address. As a result, the performance of the microcontroller is increased and the power consumption reduced. The ATR0625P peripherals are designed to be easily programmable with a minimum number of instructions. Each peripheral has a 16 Kbyte address space allocated in the upper 3 Mbyte of the 4 Gbyte address space. (Except for the interrupt controller, which has 4 Kbyte address space.) The peripheral base address is the lowest address of its memory space. The peripheral register set is composed of control, mode, data, status, and interrupt registers. To maximize the efficiency of bit manipulation, frequently written registers are mapped into three memory locations. The first address is used to set the individual register bits, the second resets the bits, and the third address reads the value stored in the register. A bit can be set or reset by writing a “1” to the corresponding position at the appropriate address. Writing a “0” has no effect. Individual bits can thus be modified without having to use costly read-modify-write and complex bit-manipulation instructions. All of the external signals of the on-chip peripherals are under the control of the Parallel I/O (PIO2) Controller. The PIO2 Controller can be programmed to insert an input filter on each pin or generate an interrupt on a signal change. After reset, the user must carefully program the PIO2 Controller in order to define which peripheral signals are connected with off-chip logic. The ARM7TDMI processor operates in little-endian mode on the ATR0625P GPS Baseband. The processor's internal architecture and the ARM and Thumb instruction sets are described in the ARM7TDMI datasheet. The ARM standard In-Circuit Emulator (ICE) debug interface is supported via the JTAG/ICE port of the ATR0625P. For features of the ROM firmware (SuperSense), refer to the software documentation available from u-blox AG, Switzerland. 4 ATR0625P 4925G–GPS–06/08 ATR0625P 3. Pin Configuration 3.1 Pinout Pinout QFN56 (Top View) Figure 3-1. 42 43 29 28 ATR0625P 56 1 Table 3-1. Pin Name CLK23 DBG_EN GND LDOBAT_IN LDO_EN LDO_IN LDO_OUT NRESET NSHDN NSLEEP NTRST P0 P1 P2 P8 P9 P12 P13 Notes: 15 14 ATR0625P Pinout QFN56 37 8 (2) Pin Type IN IN IN IN IN IN OUT I/O OUT OUT IN I/O I/O I/O I/O I/O I/O I/O Pull Resistor (Reset Value)(1) PD PIO Bank A Firmware Label I O 21 25 20 19 41 26 24 13 40 47 46 48 29 49 32 Open Drain PU PD PD Configurable (PD) Configurable (PD) Configurable (PD) PU to VBAT18 Configurable (PU) PU to VBAT18 NANTSHORT GPSMODE0 BOOT_MODE STATUSLED EXTINT0 GPSMODE2 GPSMODE3 EXTINT1 EXTINT0 NPCS2 AGCOUT1 “0” “0” 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset 2. Ground plane 3. VBAT18 represent the internal power supply of the backup power domain, see section “Power Supply” on page 17. 4. VDDIO is the supply voltage for the following GPIO-pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29, see section “Power Supply” on page 17. 5. VDD_USB is the supply voltage for following the USB-pins: USB_DM and USB_DP, see section “Power Supply” on page 17. For operation of the USB interface, supply of 3.0V to 3.6V is required. 6. This pin is not connected 5 4925G–GPS–06/08 Table 3-1. Pin Name P14 P15 P16 P17 P18 P19 P20 P21 P22 P23 P24 P25 P26 P27 P29 P30 P31 RF_ON SIGHI0 SIGLO0 TCK TDI TDO TMS USB_DM USB_DP VBAT VBAT18(3) VDD18 VDD18 VDD18 VDDIO (4) ATR0625P Pinout (Continued) QFN56 1 17 6 2 45 53 4 52 30 3 5 55 44 54 50 16 31 15 38 39 9 10 11 12 34 35 22 23 7, 14 18, 36 51 43, 56 33 28 27 42 Pin Type I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O I/O OUT IN IN IN IN OUT IN I/O I/O IN OUT IN IN IN IN IN IN OUT PU PU PU Pull Resistor (Reset Value)(1) Configurable (PD) PD Configurable (PU) Configurable (PD) Configurable (PU) Configurable (PU) Configurable (PD) Configurable (PU) PU to VBAT18 Configurable (PU) Configurable (PU) Configurable (PD) Configurable (PU) Configurable (PU) Configurable (PU) PD PU to VBAT18 PD PIO Bank A Firmware Label NAADET1 ANTON NEEPROM GPSMODE5 TXD1 GPSMODE6 TIMEPULSE TXD2 RXD2 GPSMODE7 GPSMODE8 NAADET0 GPSMODE10 GPSMODE11 GPSMODE12 AGCOUT0 RXD1 RXD1 RXD2 SCK MOSI MISO NSS SCK MOSI MISO NPCS0 NPCS1 NPCS3 AGCOUT0 SIGLO1 SCK2 SCK2 TXD2 SIGHI1 SCK1 SCK1 TXD1 I O “0” VDD_USB(5) XT_IN XT_OUT NC(6) Notes: 1. PD = internal pull-down resistor, PU = internal pull-up resistor, OH = switched to Output High at reset 2. Ground plane 3. VBAT18 represent the internal power supply of the backup power domain, see section “Power Supply” on page 17. 4. VDDIO is the supply voltage for the following GPIO-pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29, see section “Power Supply” on page 17. 5. VDD_USB is the supply voltage for following the USB-pins: USB_DM and USB_DP, see section “Power Supply” on page 17. For operation of the USB interface, supply of 3.0V to 3.6V is required. 6. This pin is not connected 6 ATR0625P 4925G–GPS–06/08 ATR0625P 3.2 Signal Description ATR0625P Signal Description Name BOOT_MODE TXD1 to TXD2 USART RXD1 to RXD2 SCK1 to SCK2 USB APMC AIC USB_DP USB_DM RF_ON EXTINT0-1 External Interrupt Request Function Boot Mode Input Transmit Data Output Receive Data Input External Synchronous Serial Clock USB Data (D+) USB Data (D-) Type Input Output Input I/O I/O I/O Output Input Active Level Comment – – – – – – – High/ Low/ Edge – Low Low – – – – – Low Low – – – – – – – – Low – Low Low Interface to ATR0601 PIO-controlled after reset Interface to ATR0601 PIO-controlled after reset Interface to ATR0601 Connect to pin LDO_EN RTC oscillator RTC oscillator PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset Input after reset Interface to ATR0601 Interface to ATR0601 PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset, internal pull-down resistor PIO-controlled after reset PIO-controlled after reset PIO-controlled after reset Table 3-2. Module EBI AGC AGCOUT0-1 NSLEEP Automatic Gain Control Sleep Output Shutdown Output Oscillator Input Oscillator Output SPI Clock Master Out Slave In Master In Slave Out Slave Select Slave Select Programmable I/O Port Digital IF Digital IF Digital IF Digital IF GPS synchronized time pulse GPS Mode Status LED Enable EEPROM Support Active antenna power on Output Active antenna short circuit detection Input Active antenna detection Input Output Output Output Input Output I/O I/O I/O I/O Output I/O Input Input Input Input Output Input Output Input Output Input Input RTC NSHDN XT_IN XT_OUT SCK MOSI SPI MISO NSS/NPCS0 NPCS1 to NPCS3 PIO P0 to P31 SIGHI0 SIGLO0 GPS SIGHI1 SIGLO1 TIMEPULSE GPSMODE0-12 STATUSLED NEEPROM CONFIG ANTON NANTSHORT NAADET0-1 Note: 1. The USB transceiver is disabled if VDD_USB < 2.0V. In this case the pins USB_DM and USB_DP are connected to GND (internal pull-down resistors). The USB transceiver is enabled if VDD_USB is within 3.0V and 3.6V. 7 4925G–GPS–06/08 Table 3-2. Module ATR0625P Signal Description (Continued) Name TMS TDI TDO TCK NTRST DBG_EN Function Test Mode Select Test Data In Test Data Out Test Clock Test Reset Input Debug Enable Clock Input Reset Input Type Input Input Output Input Input Input Input I/O Power Power Power Power Power Power Out LDO In LDO Out LDO Enable Power Power Input Active Level Comment – – – – Low High – Low – – – – – – – – – – Internal pull-up resistor Internal pull-down resistor Internal pull-down resistor Interface to ATR0601, Schmitt trigger input Open drain with internal pull-up resistor Core voltage 1.8V Variable IO voltage 1.65V to 3.6V USB voltage 0 to 2.0V or 3.0V to 3.6V(1) Ground 2.3V to 3.6V 1.5V to 3.6V 1.8V backup voltage 2.3V to 3.6V 1.8V core voltage, max. 80 mA Internal pull-up resistor Internal pull-up resistor JTAG/ICE CLOCK RESET CLK23 NRESET VDD18 VDDIO POWER VDD_USB GND LDOBAT_IN LDOBAT VBAT VBAT18 LDO_IN LDO18 Note: LDO_OUT LDO_EN 1. The USB transceiver is disabled if VDD_USB < 2.0V. In this case the pins USB_DM and USB_DP are connected to GND (internal pull-down resistors). The USB transceiver is enabled if VDD_USB is within 3.0V and 3.6V. 8 ATR0625P 4925G–GPS–06/08 ATR0625P 3.3 Setting GPSMODE0 to GPSMODE12 The start-up configuration of a ROM-based system without external non-volatile memory is defined by the status of the GPSMODE pins after system reset. Alternatively, the system can be configured through message commands passed through the serial interface after start-up. This configuration of the ATR0625P can be stored in an external non-volatile memory like EEPROM. Default designates settings used by ROM firmware if GPSMODE configuration is disabled (GPSMODE0 = 0). Table 3-3. Pin GPSMODE Functions Function Enable configuration with GPSMODE pins This pin (EXTINT0) is used for FixNow™ functionality and not used for GPSMODE configuration. GPS sensitivity settings This pin (NAADET1) is used as active antenna supervisor input and not used for GPSMODE configuration. This is the default selection if GPSMODE configuration is disabled. Serial I/O configuration USB Power Mode General I/O Configuration This pin (NAADET0) is used as active antenna supervisor input and not used for GPSMODE configuration. General I/O Configuration GPSMODE0 (P1) GPSMODE1 (P9) GPSMODE2 (P12) GPSMODE3 (P13) GPSMODE4 (P14) GPSMODE5 (P17) GPSMODE6 (P19) GPSMODE7 (P23) GPSMODE8 (P24) GPSMODE9 (P25) GPSMODE10 (P26) GPSMODE11 (P27) GPSMODE12 (P29) Serial I/O configuration In the case that GPSMODE pins with internal pull-up or pull-down resistors are connected to GND/VDD18, additional current is drawn over these resistors. Especially GPSMODE3 can impact the back-up current. 3.3.1 Enable GPSMODE Pin Configuration Table 3-4. Enable Configuration with GPSMODE Pins GPSMODE0 (Reset = PD) Description 0(1) 1 Note: Ignore all GPSMODE pins. The default settings as indicated below are used. Use settings as specified with GPSMODE[2, 3, 5 to 8, 10 to 12] 1. Leave open If the GPSMODE configuration is enabled (GPSMODE0 = 1) and the other GPSMODE pins are not connected externally, the reset default values of the internal pull-down and pull-up resistors will be used. 9 4925G–GPS–06/08 3.3.2 Sensitivity Settings Table 3-5. GPSMODE3 (Fixed PU) 0(1) 0 (1) (2) GPS Sensitivity Settings GPSMODE2 (Reset = PU) Description 0 1 (2) Auto mode (Default ROM value) Fast mode Normal mode High sensitivity 1 Notes: 0 1(2) 1(2) 1. Increased back-up current 2. Leave open For all GPS receivers the sensitivity depends on the integration time of the GPS signals. Therefore there is a trade-off between sensitivity and the time to detect the GPS signal (Time to first fix). The three modes, “Fast Acquisition”, “Normal” and “High Sensitivity”, have a fixed integration time. The “Normal” mode, recommended for the most applications, is a trade off between the sensitivity and TTFF. The “Fast Acquisition” mode is optimized for fast acquisition, at the cost of a lower sensitivity. The “High Sensitivity” mode is optimized for higher sensitivity, at the cost of longer TTFF. The “Auto” mode adjusts the integration time (sensitivity) automatically according to the measured signal levels. That means the receiver with this setting has a fast TTFF at strong signals, a high sensitivity to acquire weak signals but some times at medium signal level a higher TTFF as the “Normal” mode. These sensitivity settings affect only the startup performance not the tracking performance. 3.3.3 Serial I/O Configuration The ATR0625P features a two-stage I/O message and protocol selection procedure for the two available serial ports. At the first stage, a certain protocol can be enabled or disabled for a given USART port or the USB port. Selectable protocols are RTCM, NMEA and UBX. At the second stage, messages can be enabled or disabled for each enabled protocol on each port. In all configurations discussed below, all protocols are enabled on all ports. But output messages are enabled in a way that ports appear to communicate at only one protocol. However, each port will accept any input message in any of the three implemented protocols. Serial I/O Configuration GPSMODE6 (Reset = PU) 0 0 1 (2) Table 3-6. GPSMODE12 (Reset = PU) 0 0 0 0 1 (2) (2) (2) USART1/USB USART2 GPSMODE5 (Output Protocol/ (Output Protocol/ (Reset = PD) Baud Rate (kBaud)) Baud Rate (kBaud)) Messages(1) Information Messages 0(2) 1 0 (2) UBX/57.6 UBX/38.4 UBX/19.2 –/Auto NMEA/19.2 NMEA/4.8 NMEA/9.6 UBX/115.2 NMEA/19.2 NMEA/9.6 NMEA/4.8 –/Auto UBX/57.6 UBX/19.2 UBX/38.4 NMEA/19.2 High Medium Low Off High Low Medium Debug User, Notice, Warning, Error User, Notice, Warning, Error User, Notice, Warning, Error None User, Notice, Warning, Error User, Notice, Warning, Error User, Notice, Warning, Error All 1(2) 0 0 1 (2) 1 0 0 (2) 1 1 (2) 1 Notes: 1(2) 1(2) 1 1. See Table 3-7 to Table 3-10 on page 11, the messages are described in the ANTARIS®4 protocol specification 2. Leave open 10 ATR0625P 4925G–GPS–06/08 ATR0625P Both USART ports and the USB port accept input messages in all three supported protocols (NMEA, RTCM and UBX) at the configured baud rate. Input messages of all three protocols can be arbitrarily mixed. Response to a query input message will always use the same protocol as the query input message. The USB port does only accept NMEA and UBX as input protocol by default. RTCM can be enabled via protocol messages on demand. In Auto Mode, no output message is sent out by default, but all input messages are accepted at any supported baud rate. Again, USB is restricted to only NMEA and UBX protocols. Response to query input commands will be given the same protocol and baud rate as it was used for the query command. Using the respective configuration commands, periodic output messages can be enabled. The following message settings are used in the tables below: Table 3-7. NMEA Port UBX Port Supported Messages at Setting Low Standard NAV MON GGA, RMC SOL, SVINFO EXCEPT Table 3-8. NMEA Port UBX Port Supported Messages at Setting Medium Standard NAV MON GGA, RMC, GSA, GSV, GLL, VTG, ZDA SOL, SVINFO, POSECEF, POSLLH, STATUS, DOP, VELECEF, VELNED, TIMEGPS, TIMEUTC, CLOCK EXCEPT Table 3-9. NMEA Port Supported Messages at Setting High Standard Proprietary NAV MON GGA, RMC, GSA, GSV, GLL, VTG, ZDA, GRS, GST PUBX00, PUBX03, PUBX04 SOL, SVINFO, POSECEF, POSLLH, STATUS, DOP, VELECEF, VELNED, TIMEGPS, TIMEUTC, CLOCK SCHD, IO, IPC, EXCEPT UBX Port Table 3-10. Supported Messages at Setting Debug (Additional Undocumented Message May be Part of Output Data) Standard Proprietary NAV GGA, RMC, GSA, GSV, GLL, VTG, ZDA, GRS, GST PUBX00, PUBX03, PUBX04 SOL, SVINFO, POSECEF, POSLLH, STATUS, DOP, VELECEF, VELNED, TIMEGPS, TIMEUTC, CLOCK SCHD, IO, IPC, EXCEPT RAW (RAW message support requires an additional license) NMEA Port UBX Port MON RXM 11 4925G–GPS–06/08 The following settings apply if GPSMODE configuration is not enabled, that is, GPSMODE = 0 (ROM-Defaults): Table 3-11. Serial I/O Default Setting if GPSMODE Configuration is Deselected (GPSMODE0 = 0) USB NMEA USART1 NMEA 57.6 UBX, NMEA NMEA GGA, RMC, GSA, GSV User, Notice, Warning, Error UBX, NMEA, RTCM NMEA GGA, RMC, GSA, GSV User, Notice, Warning, Error USART2 UBX 57.6 UBX, NMEA, RTCM UBX NAV: SOL, SVINFO MON: EXCEPT User, Notice, Warning, Error Baud Rate (kBaud) Input Protocol Output Protocol Messages Information Messages (UBX INF or NMEA TXT) 3.3.4 USB Power Mode For correct response to the USB host queries, the device has to know its power mode. This is configured via GPSMODE7. If set to bus powered, an upper current limit of 100 mA is reported to the USB host; that is, the device classifies itself as a “low-power bus-powered function” with no more than one USB power unit load. Table 3-12. 0 1 Note: USB Power Modes USB device is bus-powered (maximum current limit 100 mA) USB device is self-powered (default ROM value) GPSMODE7 (Reset = PU) Description (1) 1. Leave open 3.3.5 Active Antenna Supervisor The two pins P0/NANTSHORT and P15/ANTON plus one pin of P25/NAADET0/MISO or P14/NAADET1 are always initialized as general purpose I/Os and used as follows: • P15/ANTON is an output which can be used to switch on and off antenna power supply. • Input P0/NANTSHORT will indicate an antenna short circuit, i.e. zero DC voltage at the antenna, to the firmware. If the antenna is switched off by output P15/ANTON, it is assumed that also input P0/NANTSHORT will signal zero DC voltage, i.e. switch to its active low state. • Input P25/NAADET0/MISO or P14/NAADET1 will indicate a DC current into the antenna. In case of short circuit, both P0 and P25/P14 will be active, i.e. at low level. If the antenna is switched off by output P15/ANTON, it is assumed that also input P25/NAADET0/MISO will signal zero DC current, i.e. switch to its active low state. Which pin is used as NAADET (P14 or P25) depends on the settings of GPSMODE11 and GPSMODE10 (see Table 3-14 on page 13). 12 ATR0625P 4925G–GPS–06/08 ATR0625P Table 3-13. Pin P0/NANTSHORT P25/NAADET0/ MISO or P14/NAADET1 P15/ANTON Pin Usage of Active Antenna Supervisor Usage NANTSHORT Meaning Active antenna short circuit detection High = No antenna DC short circuit present Low = Antenna DC short circuit present Active antenna detection input High = No active antenna present Low = Active antenna is present Active antenna power on output High = Power supply to active antenna is switched on Low = Power supply to active antenna is switched off NAADET ANTON Table 3-14. Antenna Detection I/O Settings Comment GPSMODE11 GPSMODE10 GPSMODE8 (Reset = PU) (Reset = PU) (Reset = PU) Location of NAADET 0 0 0 0 1(1) 1(1) 1(1) 1 Note: (1) 0 0 1(1) 1(1) 0 0 1(1) 1 (1) 0 1(1) 0 1(1) 0 1(1) 0 1 (1) P25/NAADET0/MISO P25/NAADET0/MISO P14/NAADET1 P14/NAADET1 (Default ROM value) P14/NAADET1 P14/NAADET1 P25/NAADET0/MISO P25/NAADET0/MISO Reserved for further use. Do not use this setting. Reserved for further use. Do not use this setting. Reserved for further use. Do not use this setting. 1. Leave open The Antenna Supervisor Software will be configured as follows: 1. Enable Control Signal 2. Enable Short Circuit Detection (power down antenna via ANTON if short is detected via NANTSHORT) 3. Enable Open Circuit Detection via NAADET The antenna supervisor function may not be disabled by GPSMODE pin selection. If the antenna supervisor function is not used, please leave open ANTON, NANTSHORT and NAADET. 13 4925G–GPS–06/08 3.4 External Connections for a Working GPS System Example of an External Connection SIGH SIGL SC PURF PUXTO NC SIGHI SIGLO CLK23 RF_ON NSLEEP NRESET Figure 3-2. ATR0601 ATR0625P P8 P20 USB_DM USB_DP STATUS LED TIMEPULSE Optional USB Optional USART 1 Optional USART 2 see Table 3-15 see Table 3-15 see Table 3-15 see Table 3-15 see Table 3-15 see Table 3-15 NC NC NC NC NC NC GND +3V (see Power Supply) P0 - 2 P9 P12 - 17 P19 P23 - 27 P29 - 30 TMS TCK TDI NTRST TDO DBG_EN GND NSHDN LDO_EN LDO_OUT VDD18 LDO_IN LDOBAT_IN VBAT18 VBAT P31 P18 P22 P21 XT_IN XT_OUT 32.368 kHz (see RTC) +3V (see Power Supply) VDDIO +3V (see Power Supply) VDD_USB +3V (see Power Supply) GND NC: Not connected 14 ATR0625P 4925G–GPS–06/08 ATR0625P Table 3-15. Pin Name P0/NANTSHORT P1/GPSMODE0 P2/BOOT_MODE P8/STATUSLED P9/EXTINT0 P12/GPSMODE2/NPCS2 P13/GPSMODE3/ EXTINT1 P14/NAADET1 P15/ANTON P16/NEEPROM P17/GPSMODE5/SCK1 P18/TXD1 P19/GPSMODE6/SIGLO1 P20/TIMEPULSE/SCK2 P21/TXD2 P22/RXD2 P23/GPSMODE7/SCK P24/GPSMODE8/MOSI P25/NAADET0/MISO P26/GPSMODE10/NSS/ NPCS0 P27/GPSMODE11/NPCS1 P29/GPSMODE12/NPCS3 P30/AGCOUT0 P31/RXD1 Recommended Pin Connection Recommended External Circuit Internal pull-down resistor, leave open if Antenna Supervision functionality is unused. Internal pull-down resistor, leave open, in order to disable the GPSMODE pin configuration feature. Connect to VDD18 to enable the GPSMODE pin configuration feature. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-down resistor, leave open. Output in default ROM firmware: leave open if not used Internal pull-up resistor, leave open if unused. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-down resistor, leave open if Antenna Supervision functionality is unused. Internal pull-down resistor, leave open if Antenna Supervision functionality is unused. Internal pull-up resistor, leave open if no serial EEPROM is connected. Otherwise connect to GND. Internal pull-down resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Output in default ROM firmware: leave open if serial interface is not used. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Output in default ROM firmware: leave open if timepulse feature is not used. Output in default ROM firmware: leave open if serial interface not used. Internal pull-up resistor, leave open if serial interface is not used. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-down resistor, leave open if Antenna Supervision functionality is unused. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-up resistor, can be left open if the GPSMODE feature is not used. Refer to GPSMODE definitions in section “Setting GPSMODE0 to GPSMODE12” on page 9. Internal pull-down resistor, leave open. Internal pull-up resistor, leave open if serial interface is not used. 15 4925G–GPS–06/08 3.4.1 Connecting an Optional Serial EEPROM The ATR0625P offers the possibility to connect an external serial EEPROM. The internal ROM firmware supports to store the configuration of the ATR0625P in serial EEPROM. The pin P16/NEEPROM signals the firmware that a serial EEPROM is connected with the ATR0625P. The 32-bit RISC processor of the ATR0625P accesses the external memory with SPI (Serial Peripheral Interface). Atmel recommend to use 32 Kbit 1.8V serial EEPROM, e.g. the Atmel AT25320AY1-1.8. Figure 3-3 shows an example of the serial EEPROM connection. Figure 3-3. Example of a Serial EEPROM Connection SCK SI SO CS_N AT25320AY1-1.8 ATR0625P P23/SCK P24/MOSI P25/MISO/NAADET0 P29/NPCS3 HOLD_N WP_N GND NC P16/NEEPROM P1/GPSMODE0 GND GND NSHDN LDO_EN LDO_OUT VDD18 VDDIO +3V (see Power Supply) LDO_IN LDOBAT_IN NC: Not connected Note: The GPSMODE pin configuration feature can be disabled, because the configuration can be stored in the serial EEPROM. VDDIO is the supply voltage for the pins: P23, P24, P25 and P29. 16 ATR0625P 4925G–GPS–06/08 ATR0625P 4. Power Supply The baseband IC is supplied with four distinct supply voltages: • VDD18, the nominal 1.8V supply voltage for the core, the RF-I/O pins, the memory interface and the test pins and all GPIO-pins not mentioned in next item. • VDDIO, the variable supply voltage within 1.8V to 3.6V for following GPIO-pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29 In input mode, these pins are 5V input tolerant. • VDD_USB, the power supply of the USB pins: USB_DM and USB_DP. • VBAT18 to supply the backup domain: RTC, backup SRAM and the pins NSLEEP, NSHDN, LDO_EN, VBAT18, P9/EXTIN0, P13/EXTINT1, P22/RXD2 and P31/RXD1 and the 32kHz oscillator. In input mode, the four GPIO-pins are 5V input tolerant. Figure 4-1, Figure 4-2, and Figure 4-3 show examples of the wiring of ATR0625P power supply. Figure 4-1. External Wiring Example Using Internal LDOs and Backup Power Supply ATR0625P internal 2.3V to 3.6V LDO_IN NSHDN LDO_EN LDO_OUT ldoin ldoen ldoout LDO18 VDD18 Core 1 µF (X7R) VDDIO 1.8V to 3.3V variable IO Domain LDOBAT ldobat_in LDOBAT_IN 1.5V to 3.6V VBAT VBAT18 vbat vbat18 1 µF (X7R) vdd RTC Backup Memory 0V or 3V to 3.6V VDDUSB USB SM and Transceiver 17 4925G–GPS–06/08 The baseband IC contains a built in low dropout voltage regulator LDO18. This regulator can be used if the host system does not provide the core voltage VDD18 of 1.8V nominal. In such case, LDO18 will provide a 1.8V supply voltage from any input voltage VDD between 2.3V and 3.6V. The LDO_EN input can be used to shut down VDD18 if the system is in standby mode. If the host system does however supply a 1.8V core voltage directly, this voltage has to be connected to the VDD18 supply pins of the baseband IC. LDO_EN must be connected to GND. LDO_IN can be connected to GND. LDO_OUT must not be connected. A second built in low dropout voltage regulator LDOBAT provides the supply voltage for the RTC and backup SRAM from any input voltage LDOBAT_IN between 2.3V and 3.6V or from VBAT between 1.5V and 3.6V. The backup battery connected to VBAT is only discharged if the supply connected to LDOBAT_IN is shut-down. Only after VDD18 has been supplied to ATR0625P the RTC section will be initialized properly. If only VBAT is applied first, the current consumption of the RTC and backup SRAM is undetermined. Figure 4-2. External Wiring Example Using 1.8V from Host System and Backup Power Supply ATR0625P internal LDO18 LDO_IN LDO_EN LDO_OUT ldoin ldoen ldoout 1.65V to 1.95V VDD18 Core 1 µF (X7R) 2.3V to 3.6V VDDIO 1.8V to 3.3V variable IO Domain LDOBAT ldobat_in LDOBAT_IN 1.5V to 3.6V VBAT VBAT18 vbat vbat18 1 µF (X7R) vdd RTC Backup Memory 0V or 3V to 3.6V VDDUSB USB SM and Transceiver 18 ATR0625P 4925G–GPS–06/08 ATR0625P The USB Transceiver is disabled if VDD_USB < 2.0V. In this case the pins USB_DM and USB_DP are connected to GND (internal pull-down resistors). The USB Transceiver is enabled if VDD_USB within 3.0V and 3.6V. Figure 4-3. External Wiring Example Using Internal LDOs, USB Supply Voltage and Backup Power Supply ATR0625P internal LDO18 LDO_IN NSHDN LDO_EN LDO_OUT ldoin ldoen ldoout VDD18 Core 1 µF (X7R) VDDIO 1.8V to 3.3V variable IO Domain LDOBAT ldobat_in LDOBAT_IN 1.5V to 3.6V VBAT VBAT18 vbat vbat18 1 µF (X7R) vdd RTC Backup Memory USB-VSB 5V External LDO 3.3V VDDUSB USB SM and Transceiver 19 4925G–GPS–06/08 5. Oscillator Figure 5-1. Crystal Connection ATR0625P internal XT_IN 32 kHz Crystal Oscillator XT_OUT 32.768 kHz 50 ppm 32.768 kHz clock RTC C C C = 2 × Cload, Cload can be derived from the crystal datasheet. Maximum value for C is 25 pF. 6. Absolute Maximum Ratings Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Parameters Operating free air temperature range Storage temperature VDD18 VDDIO DC supply voltage VDD_USB LDO_IN LDOBAT_IN VBAT P0, P15, P30, SIGHI, SIGLO, CLK23, XT_IN, TMS, TCK, TDI, NTRST, DBG_EN, LDO_EN, NRESET USB_DM, USB_DP Pin Symbol Min. –40 –60 –0.3 –0.3 –0.3 –0.3 –0.3 –0.3 Max. +85 +150 +1.95 +3.6 +3.6 +3.6 +3.6 +3.6 Unit °C °C V V V V V V –0.3 +1.95 V DC input voltage –0.3 +3.6 +5.0 V V Note: P1, P2, P8, P9, P12 to P14, –0.3 P16 to P27, P29, P31 Minimum/maximum limits are at +25°C ambient temperature, unless otherwise specified 7. Thermal Resistance Parameters Junction ambient, according to JEDEC51-5 Symbol RthJA Value 24.2 Unit K/W 20 ATR0625P 4925G–GPS–06/08 ATR0625P 8. Electrical Characteristics If no additional information is given in column Test Conditions, the values apply to a temperature range from –40°C to +85°C. No. Parameters 1.1 DC supply voltage core 1.2 DC supply voltage VDDIO domain(1) DC supply voltage backup domain(3) Test Conditions Pin VDD18 VDDIO VDD_USB VBAT18 Symbol VDD18 VDDIO VDDUSB VBAT18 VO,18 VO,IO VDD18 = 1.65V to 1.95V VDD18 = 1.65V to 1.95V VDD18 = 1.65V to 1.95V VDD18 = 1.65V to 1.95V VDD18 = 1.65V to 1.95V VDD18 = 1.65V to 1.95V VDD18 = 1.65V to 1.95V VDDIO = 1.65V to 3.6V VDDIO = 1.65V to 3.6V VBAT18 = 1.65V to 1.95V VBAT18 = 1.65V to 1.95V VDD_USB = 3.0V to 3.6V, 39Ω source resistance + 27Ω external series resistor VDD_USB = 3.0V to 3.6V IOL = 1.5 mA, VDD18 = 1.65V IOH = –1.5 mA, VDD18 = 1.65V IOL = 1.5 mA, VDDIO = 3.0V P9, P13, P22, P31 P9, P13, P22, P31 DP, DM CLK23 CLK23 CLK23 NRESET NRESET VIL,18 VIH,18 Vth+,CLK23 Vth-,CLK23 Vhyst,CLK23 Vth+,NRESET Vth-,NRESET VIL,IO VIH,IO VIL,BAT VIH,BAT VIL,USB VIH,USB VOL,18 VOH,18 VOL,IO VDD18 – 0.45 0.4 0.3 × VDD18 0.2 0.8 0.46 –0.3 1.46 –0.3 1.46 0.55 1.3 0.77 +0.41 5.0 +0.41 5.0 Min. 1.65 1.65 3.0 1.65 0 0 –0.3 0.7 × VDD18 Typ. 1.8 1.8/3.3 3.3 1.8 Max. 1.95 3.6 3.6 1.95 VDD18 VDDIO 0.3 × VDD18 VDD18 + 0.3 0.7 × VDD18 Unit V V V V V V V V V V V V V V V V V Type* D D D D D D C C C C C C C C C C C 1.3 DC supply voltage USB(2) 1.4 1.5 DC output voltage VDD18 1.6 DC output voltage VDDIO 1.7 1.8 1.9 1.10 Low-level input voltage VDD18 domain High-level input voltage VDD18 domain Schmitt trigger threshold rising Schmitt trigger threshold falling Schmitt trigger threshold rising Schmitt trigger threshold falling Low-level input voltage VDDIO domain High-level input voltage VDDIO domain Low-level input voltage VBAT18 domain High-level input voltage VBAT18 domain Low-level input voltage USB High-level input voltage USB Low-level output voltage VDD18 domain High-level output voltage VDD18 domain Low-level output voltage VDDIO domain 1.11 Schmitt trigger hysteresis 1.12 1.13 1.14 1.15 1.16 1.17 1.18 –0.3 +0.8 V C 1.19 1.20 1.21 1.22 Notes: DP, DM 2.0 4.6 0.4 V V V V C A A A 1. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29 2. Values defined for operating the USB interface. Otherwise VDD_USB may be connected to ground 3. Supply voltage VBAT18 for backup domain is generated internally by the LDOBAT 21 4925G–GPS–06/08 8. Electrical Characteristics (Continued) If no additional information is given in column Test Conditions, the values apply to a temperature range from –40°C to +85°C. No. Parameters 1.23 1.24 1.25 High-level output voltage VDDIO domain Low-level output voltage VBAT18 domain High-level output voltage VBAT18 domain Low-level output voltage USB High-level output voltage USB Test Conditions IOH = –1.5 mA, VDDIO = 3.0V IOL = 1 mA IOH = –1 mA IOL = 2.2 mA, VDD_USB = 3.0V to 3.6V, 27Ω external series resistor IOH = –0.2 mA, VDD_USB = 3.0V to 3.6V, 27Ω external series resistor P9, P13, P22, P31 P9, P13, P22, P31 DP, DM Pin Symbol VOH,IO VOL,BAT VOH,BAT VOL,USB 1.2 Min. VDDIO – 0.5 0.4 Typ. Max. Unit V V V Type* A A A 1.26 0.3 V A 1.27 DP, DM VOH,USB ILEAK ICAP 2.8 V A 1.28 Input-leakage current VDD18 = 1.95V (standard inputs and I/Os) VIL = 0V NRESET TCK, TDI, TMS P9, P13, P22, P31 DBG_EN, NTRST, P0, P15, P30 P1, P2, P8, P12, P14, P[16-21], P[23-27], P29 P1, P2, P8, P12, P14, P[16-21], P[23-27], P29 USB_DP USB_DP USB_DP USB_DM –1 +1 10 µA pF kΩ kΩ kΩ kΩ kΩ C D C C C C C 1.29 Input capacitance 1.30 Input pull-up resistor 1.31 Input pull-up resistor 1.32 Input pull-up resistor 1.33 Input pull-down resistor 1.34 Input pull-down resistor RPU RPU RPU RPD RPD 0.7 7 100 7 100 1.8 18 235 18 235 1.35 Configurable input pull-up resistor VDDIO = 3.6V VPAD = 0V RCPU 50 160 kΩ C 1.36 Configurable input pull-down resistor VDDIO = 3.6V VPAD = 3.6V RCPD 40 160 kΩ C 1.37 1.38 Configurable input pull-up resistor (Idle state) Configurable input pull-up resistor (operation state) RCPU RCPU RPD 0.9 1.425 10 1.575 3.09 500 kΩ kΩ kΩ C C C 1.39 Input pull-down resistor Notes: 1. VDDIO is the supply voltage for the following GPIO pins: P1, P2, P8, P12, P14, P16, P17, P18, P19, P20, P21, P23, P24, P25, P26, P27 and P29 2. Values defined for operating the USB interface. Otherwise VDD_USB may be connected to ground 3. Supply voltage VBAT18 for backup domain is generated internally by the LDOBAT 22 ATR0625P 4925G–GPS–06/08 ATR0625P 9. Power Consumption Table 9-1. Mode Sleep Shutdown Core Power Consumption Conditions At 1.8V, no CLK23 RTC, backup SRAM and LDOBAT Satellite acquisition Normal tracking on 6 channels with 1 fix/s; each additional active tracking channel adds 0.5 mA All channels disabled Typ. 0.065 0.007 25 14 11 mA Unit Type* C C C C C Normal *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter 10. ESD Sensitivity The ATR0625P is an ESD sensitive device. The current ESD values are to be defined. Observe precautions for handling. Table 10-1. Test Model ESD- Sensitivity Max. TBD Unit V Human Body Model (HBM) 11. LDO18 The LDO18 is a built in low dropout voltage regulator which can be used if the host system does not provide the core voltage VDD18. Table 11-1. Parameter Electrical Characteristics of LDO18 Conditions Min. 2.3 1.65 1.8 Typ. Max. 3.6 1.95 30 After startup, no load, at room temperature Standby mode (LDO_EN = 0), at room temperature 1 80 5 Unit V V mA µA µA Type* D A A A A Supply voltage LDO_IN Output voltage (LDO_OUT) Output current (LDO_OUT) Current consumption Current consumption *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter For well defined start-up of LDO18, LDO_IN needs to be connected to LDOBAT_IN. 23 4925G–GPS–06/08 12. LDOBAT and Backup Domain The LDOBAT is a built in low dropout voltage regulator which provides the supply voltage VBAT18 for the RTC, backup SRAM, P9, P13, P22, P31, NSLEEP and NSHDN. The LDOBAT voltage regulator switches in battery mode if LDOBAT_IN falls below 1.5V. Table 12-1. Parameter Supply voltage LDOBAT_IN Supply voltage VBAT Output voltage (VBAT18) If switch connects to LDOBAT_IN. Output current (VBAT18) No external load allowed Current consumption LDOBAT_IN(1) Current consumption VBAT(1) Current consumption After startup (sleep/backup mode), at room temperature After startup (backup mode and LDOBAT_IN = 0V), at room temperature After startup (normal mode), at room temperature Electrical Characteristics of LDOBAT Conditions Min. 2.3 1.5 1.65 1.8 Typ. Max. 3.6 3.6 1.95 1.5 15 Unit V V V mA µA Type* D D A D A 10 µA A 1.5 mA C *) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter Note: 1. If no current is caused by outputs (pad output current as well as current across internal pull-up resistors) 24 ATR0625P 4925G–GPS–06/08 ATR0625P 13. Ordering Information Extended Type Number ATR0625P-PYQW ATR0625-EK1 ATR0625-DK1 Package QFN56 MPQ 2000 1 1 Remarks 8 mm × 8 mm, 0.50 mm pitch, RoHS-compliant, green Evaluation kit/Road test kit Development kit including example design information 14. Package QFN56 Package: QFN56 8 x 8 Exposed pad 6.5 x 6.5 Dimensions in mm Not indicated tolerances ±0.05 56 1 42 0.9 max. 0.05-0.05 43 +0 8 6.5 56 1 Pin 1 ID technical drawings according to DIN specifications 14 0.25 0.4±0.1 29 28 0.5 nom. 15 14 Drawing-No.: 6.543-5121.01-4 Issue: 1; 02.09.05 Moisture sensitivity level (MSL) = 3 25 4925G–GPS–06/08 15. Revision History Please note that the following page numbers referred to in this section refer to the specific revision mentioned, and not to this document. Revision No. History • Table 3-1 “ATR0625P Pinout” on page 5: Pin type of pin CLK23 changed • Section 8 “Electrical Characteristics” numbers 1.11, 1.34 and 1.35 on pages 21 to 22 changed • Table 11-1 ““Electrical Characteristics of LDO18” on page 23 changed • Table 3-1 “ATR0625P Pinout” on page 5: Pin type of pin CLK23 changed • Section 8 “Table Electrical Characteristics” numbers 1.35 and 1.36 on page 22 changed • • • • • • • All pages: Part number changed in ATR0625P Page 20: Abs. Max. Ratings table: some changes Page 21-22: El. Characteristics table: Type column added Page 23: Power Consumption table: Type column added Page 23: ESD Sensitivity table: Type column added Page 23: LDO18 table: Type column added Page 24: LDOBAT and Backup Domain table: Type column added 4925G-GPS-05/08 4925F-GPS-09/07 4925E-GPS-06/07 4925D-GPS-12/06 4925C-GPS-10/06 • Section 7 “Thermal Resistance” on page 20 added • Section 13 “Ordering Information” on page 25 changed 26 ATR0625P 4925G–GPS–06/08 Headquarters Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 International Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11 Atmel Japan 9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581 Product Contact Web Site www.atmel.com Technical Support gps@atmel.com Sales Contact www.atmel.com/contacts Literature Requests www.atmel.com/literature Disclaimer: T he information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL’S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL’S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2008, Atmel Corporation . A ll rights reserved. A tmel ®, logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. ARM ®, ARM Powered® l ogo, Thumb ® a nd others are the registered trademarks or trademarks of ARM Ltd. Other terms and product names may be trademarks of others. 4925G–GPS–06/08