PI4MSD5V9543A
2 Channel I2C bus switch with interrupt logic and Reset
Features
1-of-2 bidirectional translating multiplexer
I2C-bus interface logic
Operating power supply voltage:1.65 V to 5.5 V
Allows voltage level translation between 1.2V,
1.8V,2.5 V, 3.3 V and 5 V buses
Low standby current
Low Ron switches
Channel selection via I2C bus
Power-up with all multiplexer channels deselected
Capacitance isolation when channel disabled
No glitch on power-up
Supports hot insertion
5 V tolerant inputs
0 Hz to 400 kHz clock frequency
ESD protection exceeds 8000 V HBM per JESD22A114, and 1000 V CDM per JESD22-C101
Latch-up testing is done to JEDEC Standard
JESD78 which exceeds 100 mA
Packages offered: SOIC-14W,TSSOP-14L
Description
The PI4MSD5V9543A is a bidirectional translating
switch, controlled by the I2C bus. The SCL/SDA
channels. Any individual SCx/SDx channels or
combination of channels can be selected, determined by
Pin Configuration
TSSOP14
SOP14
All trademarks are property of their respective owners.
2017-01-0004
contents of the programmable control register. Two
upstream pair fans out to two downstream pairs, or the
interrupt inputs, INT0 and INT1, one for each of the
downstream pairs, are provided. One interrupt output,
INT, which acts as an AND of the two interrupt inputs,
is provided.
An active LOW reset input allows the
PI4MSD5V9543A to recover from a situation where one
of the downstream buses is stuck in a LOW state.
Pulling the RESET pin LOW resets the I2C bus state
machine and causes all the channels to be deselected, as
does the internal power-on reset function.
The pass gates of the switches are constructed such
that the VCC pin can be used to limit the maximum high
voltage which will be passed by the PI4MSD5V9543A.
This allows the use of different bus voltages on each
SCx/SDx pair, so that 1.2V,1.8 V, 2.5 V, or 3.3 V parts
can communicate with 5 V parts without any additional
protection. External pull-up resistors pull the bus up to
the desired voltage level for each channel.
All I/O pins are 5 V tolerant.
Pin Description
Pin
No
Pin
Name
Type
1
A0
Input
address input 0
2
A1
Input
address input 1
Description
3
RESET
Input
active LOW reset input
4
INT0
Input
active LOW interrupt input 0
5
SD0
I/O
serial data 0
6
SC0
I/O
serial clock 0
7
GND
Ground
supply ground
8
INT1
Input
9
SD1
I/O
serial data 1
10
SC1
I/O
serial clock 1
11
INT
Output
12
SCL
I/O
serial clock line
13
SDA
I/O
serial data line
14
VCC
Power
supply voltage
www.diodes.com
active LOW interrupt input 1
active LOW interrupt output
1/18/2017
PT0524-5
PI4MSD5V9543A
Block Diagram
Figure 1: Block Diagram
Maximum Ratings
Storage Temperature .................................................–55°C to +125°C
Supply Voltage port B .................................................–0.5V to +6.0V
Supply Voltage port A ................................................–0.5V to +6.0V
DC Input Voltage ....................................................... –0.5V to +6.0V
Control Input Voltage (EN)… .................................. –0.5V to +6.0V
Total power dissipation (1).......................................................100mW
Input current(EN,VCCA,VCCB,GND).....................................50mA
ESD: HBM Mode .....................................................................8000V
Note:
Stresses greater than those listed under MAXIMUM
RATINGS may cause permanent damage to the
device. This is a stress rating only and functional
operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure
to absolute maximum rating conditions for extended
periods may affect reliability.
Recommended operation conditions
Symbol
Parameter
Min
Typ
Max
Unit
VCC
VCCA Positive DC Supply Voltage
1.65
-
5.5
V
VEN
Enable Control Pin Voltage
GND
-
5.5
V
I/O Pin Voltage
GND
-
5.5
V
VIO
Δt /ΔV
Input transition rise or fall time
-
-
10
ns/V
TA
Operating Temperature Range
−40
-
+85
°C
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
2
1/18/2017
PT0524-5
PI4MSD5V9543A
DC Electrical Characteristics
Unless otherwise specified, -40°C≤TA≤85°C, 1.1V≤Vcc≤3.6V
Symbol
Parameter
Conditions
VCC
Min
Typ
Max
Unit
5.5
V
Supply
VCC
ICC
Istb
VPOR[1]
Supply Voltage
supply current
standby current
power-on reset voltage
1.65
operating mode;
no load;
VI = VCC or GND;
fSCL = 100 kHz
3.6V to 5.5V
65
100
uA
2.3V to 3.6V
20
50
uA
1.65V to 2.3V
10
30
uA
standby mode; VCC =
3.6 V;
no load; VI = VCC or
GND;
fSCL = 0 kHz
no load; VI = VCC or
GND
3.6V to 5.5V
0.3
1
uA
2.3V to 3.6V
0.1
1
uA
1.65V to 2.3V
0.1
1
uA
3.6V to 5.5V
1.3
1.5
V
Input SCL; input/output SDA
VIL
LOW-level input voltage
1.65V to 5.5V
-0.5
+0.3VCC
V
VIH
HIGH-level input voltage
1.65V to 2V
0.75VCC
6
V
2V to 5.5V
0.7VCC
6
V
IOL
LOW-level output current
VOL = 0.4 V
1.65V to 5.5V
3
-
mA
VOL = 0.6 V
1.65V to 5.5V
6
-
mA
IIL
LOW-level input current
VI = GND
1.65V to 5.5V
-1
+1
uA
IIH
HIGH-level input current
VI = VCC
1.65V to 5.5V
-1
+1
uA
Ci
input capacitance
VI = GND
3.6V to 5.5V
-
9
10
pF
VO = 0.4 V;
IO = 15 mA
4.5 V to 5.5 V
4
9
24
Ω
3V to 3.6V
5
11
31
Ω
VO = 0.4 V;
IO = 10mA
2.3V to 2.7V
7
16
55
Ω
1.65V to 2V
9
20
70
Ω
Pass Gate
Ron
ON-state resistance
5V
4.5 V to 5.5 V
3.6
2.8
3.3V
Vpass
switch output voltage
3V to 3.6V
Vin =VCC;
Iout = -100uA
4.5
2.2
1.6
2.5V
2.3V to 2.7V
V
V
2.8
1.5
1.1
1.8V
V
V
V
2
0.9
V
V
1.65V to 2V
0.54
1.3
V
-1
+1
uA
5
pF
IL
leakage current
VI = VCC or GND
1.65V to 5.5V
Cio
input/output capacitance
VI = VCC or GND
1.65V to 5.5V
3
To be continued
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
3
1/18/2017
PT0524-5
PI4MSD5V9543A
Continued
Symbol
Parameter
Conditions
VCC
Min
Typ
Max
Unit
Select inputs A0, A1, INT0, INT1
VIL
LOW-level input voltage
1.65V to 5.5V
-0.5
+0.3VCC
V
VIH
HIGH-level input voltage
1.65V to 5.5V
0.7VCC
6
V
IIL
LOW-level input current
1.65V to 5.5V
-1
+1
uA
Ci
input capacitance
5
pF
VI = GND
VI = GND
1.65V to 5.5V
VOL = 0.4 V
1.65V to 5.5V
3
INT output
IOL
LOW-level output current
IOH
HIGH-level output current
3
mA
1.65V to 5.5V
+10
uA
Max
Unit
1.65V to 5.5V
0.3
ns
1.65V to 5.5V
4
us
1.65V to 5.5V
2
Note: VCC must be lowered to 0.2 V for at least 5 us in order to reset part.
AC Electrical characteristics
Tamb = - 40 ºC to +85 ºC; unless otherwise specified.
Symbol
Parameter
tPD[1]
propagation delay
Conditions
from SDA to SDx,
or SCL to SCx
VCC
Min
Typ
INT[2]
tREJ_L
valid time from INTn to
INT signal
delay time from INTn to
INT inactive
LOW-level rejection time
tREJ_H
HIGH-level rejection time
tV_INT
tD_INT
us
1.65V to 5.5V
1
us
1.65V to 5.5V
0.5
us
4
ns
500
ns
RESET
tw(rst)L
LOW-level reset time
trst
reset time
recovery time to START
condition
tREC;STA
SDA clear
0
ns
Note
[1]Pass gate propagation delay is calculated from the 20Ω typical Ron and the 15 pF load capacitance.
[2] Measurements taken with 1 kΩpull-up resistor and 50 pF load.
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
4
1/18/2017
PT0524-5
PI4MSD5V9543A
I2C Interface Timing Requirements
STANDARD MODE
I2C BUS
MIN
MAX
FAST MODE
I2C BUS
MIN
MAX
Symbol
Parameter
fscl
I2C clock frequency
0
tLow
I2C clock high time
4.7
1.3
μs
tHigh
I2C clock low time
4
0.6
μs
tSP
I2C spike time
tSU:DAT
I2C serial-data setup time
100
0
50
50
250
100
[1]
[1]
ns
ns
μs
I2C serial-data hold time
tr
I2C input rise time
1000
300
ns
tf
I2C input fall time
300
300
ns
tBUF
I2C bus free time between stop and start
4.7
1.3
μs
tSU:STA
I2C start or repeated start condition setup
4.7
0.6
μs
tHD:STA
I2C start or repeated start condition hold
4
0.6
μs
tSU:STO
I2C stop condition setup
4
0.6
μs
tVD:ACK
Cb
[2]
Valid-data time (high to low)
SCL low to SDA output low valid
Valid-data time (low to high) [2]
SCL low to SDA output high valid
Valid-data time of ACK condition
ACK signal from SCL low to SDA output low
I2C bus capacitive load
0
kHz
tHD:DAT
tVD:DAT
0
400
UNIT
1
1
μs
0.6
0.6
μs
1
400
1
400
μs
pF
Notes:
[1] A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the VIH min of the SCL
signal), in order to bridge the undefined region of the falling edge of SCL.
[2] Data taken using a 1-kΩ pull up resistor and 50-pF load Notes
Figure 2. Definition of timing on the I2C-bus
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
5
1/18/2017
PT0524-5
PI4MSD5V9543A
Application
I2C bus master
Figure 3. Typical Application
VCC
VPU1
VPU2
1.8V
1.5V-5.5V
1.2V-5.5V
2.5V
1.8V-5.5V
1.8V-5.5V
3.3V
2.7V-5.5V
2.7V-5.5V
5V
4.5V-5.5V
4.5V-5.5V
Note:
If the device generating the interrupt has an open-drain output structure or can be 3-stated, a pull-up resistor is required.
If the device generating the interrupt has a totem pole output structure and cannot be 3-stated, a pull-up resistor is not required.
The interrupt inputs should not be left floating.
Device addressing
Following a START condition the bus master must output the address of the slave it is accessing. The address of
the PI4MSD5V9543A is shown in Figure 4.
To conserve power, no internal pull-up resistors are incorporated on the hardware selectable address pins and they
must be pulled HIGH or LOW.
The last bit of the slave address defines the operation to be performed. When set to logic 1 a read is selected, while
a logic 0 selects a write operation.
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
6
1/18/2017
PT0524-5
PI4MSD5V9543A
Figure 4:Device address
Control register
Following the successful acknowledgement of the slave address, the bus master will send a byte to the
PI4MSD5V9543A, which will be stored in the control register. If multiple bytes are received by the PI4MSD5V9543A,
it will save the last byte received. This register can be written and read via the I2C-bus.
Figure 5: Control register
Control register definition
One or several SCx/SDx downstream pair, or channel, is selected by the contents of the control register. This
register is written after the PI4MSD5V9543A has been addressed. The 2 LSBs of the control byte are used to
determine which channel is to be selected. When a channel is selected, the channel will become active after a STOP
condition has been placed on the I2C-bus. This ensures that all SCx/SDx lines will be in a HIGH state when the
channel is made active, so that no false conditions are generated at the time of connection.
Bits INT0, INT1, D6 and D7 are all writable, but will read the chip status. INT0 and INT1 indicate the state of the
corresponding interrupt input. D7 and D6 always read 0.
D7
D6
INT1
INT0
D3
B2
X
X
X
X
X
X
X
X
X
X
X
X
B1
B0
X
0
channel 0 disabled
1
channel 0 enabled
0
channel 1 disabled
X
1
0
0
0
0
0
Command
0
0
channel 1enabled
0
no channel selected;
power-up/reset default state
Control register: Write—channel selection; Read—channel status.
Remark: Channel 0 and channel 1 can be enabled at the same time. Care should be
taken not to exceed the maximum bus capacitance.
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
7
1/18/2017
PT0524-5
PI4MSD5V9543A
Interrupt handling
The PI4MSD5V9543A provides 2 interrupt inputs, one for each channel, and one open-drain interrupt output.
When an interrupt is generated by any device, it will be detected by the PI4MSD5V9543A and the interrupt output
will be driven LOW. The channel need not be active for detection of the interrupt. A bit is also set in the control
register.
Bit 4 and bit 5 of the control register corresponds to the INT0 and INT1 inputs of the PI4MSD5V9543A,
respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt
inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected
to channel 0 would cause bit 4 of the control register to be set on the read. The master can then address the
PI4MSD5V9543A and read the contents of the control register to determine which channel contains the device
generating the interrupt. The master can then reconfigure the PI4MSD5V9543A to select this channel, and locate the
device generating the interrupt and clear it.
It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to
ensure that all devices on a channel are interrogated for an interrupt.The interrupt inputs may be used as generalpurpose inputs if the interrupt function is not required.
If unused, interrupt inputs must be connected to VCC through a pull-up resistor.
D7
D6
INT1
0
0
X
INT0
0
D3
D2
B1
B0
X
X
X
X
1
0
no interrupt on channel 0
interrupt on channel 0
0
0
Command
no interrupt on channel 1
X
X
X
X
X
1
interrupt on channel 1
Control register read — interrupt
The Reset Pin
The RESET input is an active LOW signal which may be used to recover from a bus fault condition. By asserting
this signal LOW for a minimum of tw(rst)L, the PI4MSD5V9543A will reset its registers and I2C-bus state machine
and will deselect all channels. The RESET input must be connected to VCC through a pull-up resistor.
Power-on reset
When power is applied to VCC, an internal Power-On Reset (POR) holds the PI4MSD5V9543A in a reset
condition until VCC has reached VPOR. At this point, the reset condition is released and the PI4MSD5V9543A
registers and I2C-bus state machine are initialized to their default states (all zeroes), causing all the channels to be
deselected. Thereafter, VCC must be lowered below 0.2 V for at least 5 us in order to reset the device.
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
8
1/18/2017
PT0524-5
PI4MSD5V9543A
Voltage translation
The pass gate transistors of the PI4MSD5V9543A are constructed such that the VCC voltage can be used to limit
the maximum voltage that is passed from one I2C-bus to another.
Figure 6:Vpass voltage VS Vcc
Figure 6 shows the voltage characteristics of the pass gate transistors (note that the graph was generated using the
data specified in Section “DC Electrical characteristics” of this data sheet).
In order for the PI4MSD5V9543A to act as a voltage translator, the Vpass voltage should be equal to, or lower
than the lowest bus voltage. For example, if the main bus was running at 5 V, and the downstream buses were 3.3 V
and 2.7 V, then Vpass should be equal to or below 2.7 V to clamp the downstream bus voltages effectively.
Looking at Figure 6, we see that Vpass (max) is at 2.7 V when the PI4MSD5V9543A supply voltage is 3.5 V or
lower so the PI4MSD5V9543A supply voltage could be set to 3.3 V. Pull-up resistors can then be used to bring the
bus voltages to their appropriate levels
I2C BUS
The I2C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data
line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when
connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH
period of the clock pulse as changes in the data line at this time are interpreted as control signals
Figure 7: Bit Transfer
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
9
1/18/2017
PT0524-5
PI4MSD5V9543A
Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line
while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the
clock is HIGH is defined as the STOP condition (P)
Figure 8. Definition of Start and Stop Conditions
A device generating a message is a ‘transmitter’, a device receiving is the ‘receiver’. The device that controls the
message is the ‘master’ and the devices which are controlled by the master are the ‘slaves’
Figure 9. System Configuration
The number of data bytes transferred between the START and the STOP conditions from transmitter to receiver is
not limited. Each byte of 8 bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the
bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.
A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also, a master
must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The
device that acknowledges has to pull down the SDA line during the acknowledge clock pulse so that the SDA line is
stable LOW during the HIGH period of the acknowledge related clock pulse; set-up and hold times must be taken into
account.
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
10
1/18/2017
PT0524-5
PI4MSD5V9543A
A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte
that has been clocked out of the slave. In this event, the transmitter must leave the data line HIGH to enable the master
to generate a STOP condition.
Figure 10. Acknowledgment on I2C Bus
Data is transmitted to the PI4MSD5V9543A control register using the write mode shown in bellow
Figure 11. Write Control Register
Data is transmitted to the PI4MSD5V9543A control register using the write mode shown in bellow
Figure 12. Read Control Register
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
11
1/18/2017
PT0524-5
PI4MSD5V9543A
Mechanical Information
SOIC-14(W)
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
12
1/18/2017
PT0524-5
PI4MSD5V9543A
Mechanical Information
TSSOP-14(L)
Note: For latest package info, please check: http://www.pericom.com/products/packaging/mechanicals.php
Ordering Information
Part No.
PI4MSD5V9543AWE
PI4MSD5V9543AWEX
PI4MSD5V9543ALE
PI4MSD5V9543ALEX
Note:
Package Code
W
W
L
L
Package
14-Pin,150 mil Wide (SOIC)
14-Pin,150 mil Wide (SOIC), Tape & reel
14-Pin,173 mil Wide (TSSOP)
14-Pin,173 mil Wide (TSSOP), Tape & Reel
• Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
• E = Pb-free and Green
• X suffix = Tape/Reel
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
13
1/18/2017
PT0524-5
PI4MSD5V9543A
IMPORTANT NOTICE
DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED
TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY
JURISDICTION).
Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and
any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes
Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications
shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all
damages.
Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its
representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such
unintended or unauthorized application.
Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one
or more United States, international or foreign trademarks.
This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released
by Diodes Incorporated.
LIFE SUPPORT
Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive
Officer of Diodes Incorporated. As used herein:
A. Life support devices or systems are devices or systems which:
1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in
significant injury to the user.
B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the
failure of the life support device or to affect its safety or effectiveness.
Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are
solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support
devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify
Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.
Copyright © 2016, Diodes Incorporated
www.diodes.com
All trademarks are property of their respective owners.
2017-01-0004
www.diodes.com
14
1/18/2017
PT0524-5
工商网监
湘ICP备2023018690号
