0
登录后你可以
  • 下载海量资料
  • 学习在线课程
  • 观看技术视频
  • 写文章/发帖/加入社区
会员中心
创作中心
发布
  • 发文章

  • 发资料

  • 发帖

  • 提问

  • 发视频

创作活动
PT7M6709OUE

PT7M6709OUE

  • 厂商:

    BCDSEMI(美台)

  • 封装:

    TFSOP10

  • 描述:

    IC SUPERVISOR 4 CHANNEL 10MSOP

  • 数据手册
  • 价格&库存
PT7M6709OUE 数据手册
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| PT7M6709/6714 Multi-voltage Supervisor |||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Features   Description Monitor 4 Power-Supply Voltages Factory-trimmed or User-Adjustable Threshold Options:  The PT7M6709/6714 quad voltage monitors provide accurate monitoring of up to four supplies without any external components. A variety of factory-trimmed threshold voltages and supply tolerance are available to optimize the PT7M6709/6714 for specific applications. The selection includes input options for monitoring 5.0V, 3.3V, 3.0V, 2.5V and 1.8V voltages. Additional highinput impedance comparator options can be used as adjustable voltage monitors, general-purpose compareators, or digital-level translators. Factory-trimmed Thresholds for 5.0V, 3.3V, 3.0V, 2.5V and 1.8V supplies         User-adjustable Threshold monitors down to 0.62V Low Current:  PT7M6709: 15μA typical  PT7M6714: 20μA typical 4 Independent, Active Low, and Open-Drain outputs with 10μA internal Pull-up to Vcc 140ms Minimum Reset Timeout Period (PT7M6714 only) Immune to Battery Voltage Transients 2.0V to 5.5V Supply Voltage Range -40°C to + 85°C Operating Temperature Range Small MSOP-10 Package The PT7M6709 provides four independent open-drain outputs with 10μA internal pull-up to Vcc. The PT7M6714 provides an active-low, open-drain RESET output with integrated reset timing and three power-fail comparator outputs. Each of the monitored voltages is available with trip thresholds to support power-supply tolerances of either 5% or 10% below the nominal voltage. An internal bandgap reference ensures accurate trip thresholds across the operating temperature range. Pin Configuration PT7M6709 1 IN1 Vcc 10 2 IN2 PWRGD1 9 3 IN3 PWRGD2 8 4 IN4 PWRGD3 7 5 GND PWRGD4 6 The PT7M6709 consumes only 15μA (typical) of supply current. The PT7M6714 consumes only 20μA (typical) of supply current. The PT7M6709/6714 operates with supply voltages of 2.0V to 5.5V. An internal undervoltage lockout circuit forces all four digital outputs low when Vcc drops below the minimum operating voltage. The four digital outputs have weak internal pull-ups to Vcc, accommodating wire-ORed connections. Each input threshold voltage has an independent output. The PT7M6709/6714 are available in MSOP-10 packages and operate over the extended (-40°C to + 85°C) temperature range. MSOP PT7M6714 1 MR 2 PFI1 RESET 9 3 PFI2 PFO1 8 4 PFI3 PFO2 7 5 GND PFO3 6 Applications Vcc 10        Tele-communications Servers High-End Printers Desktop and Notebook Computers Data Storage Equipment Networking Equipment Multi-voltage Systems MSOP 12-07-0002 PT0235-2 1 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Pin Description Table 3 Pin description of PT7M6709 Pin Name Type Description 1 IN1 I Input voltage 1 2 IN2 I Input voltage 2 3 IN3 I Input voltage 3 4 IN4 I Input voltage 4 5 GND P Ground Output 4. PWRGD4 asserts low when IN4 falls below its threshold voltage. 6 PWRGD4 O PWRGD4 is open drain with a 10μA internal pull-up current source to Vcc. Output 3. PWRGD3 asserts low when IN3 falls below its threshold voltage. 7 PWRGD3 O PWRGD3 is open drain with a 10μA internal pull-up current source to Vcc. Output 2. PWRGD2 asserts low when IN2 falls below its threshold voltage. 8 PWRGD2 O PWRGD2 is open drain with a 10μA internal pull-up current source to Vcc. Output 1. PWRGD1 asserts low when IN1 falls below its threshold voltage. 9 PWRGD1 O PWRGD1 is open drain with a 10μA internal pull-up current source to Vcc. Supply Voltage. An undervoltage lockout circuit forces all PWRGD_outputs 10 VCC P low when Vcc drops below the minimum operating voltage. Vcc is not a monitored voltage. Table 4 Pin description of PT7M6714 Pin Name Type Description 1 MR I Manual Reset Input. Force MR low to assert the RESET output. RESET remains asserted for the reset timeout period after MR goes high. MR is internally pulled up to Vcc Power-Fail Input 1. Input to noninverting input of the power-fail comparator. PFI1 is compared to an internal 0.62V reference. Use an external resistor-divider network to adjust the monitor threshold. Power-Fail Input 2. Input to noninverting input of the power-fail comparator. PFI2 is compared to an internal 0.62V reference. Use an external resistor-divider network to adjust the monitor threshold. Power-Fail Input 3. Input to noninverting input of the power-fail comparator. PFI3 is compared to an internal 0.62V reference. Use an external resistor-divider network to adjust the monitor threshold. Ground 2 PFI1 I 3 PFI2 I 4 PFI3 I 5 GND P 6 PFO3 O Power-Fail output 3. PFO3 asserts low when PFI3 is below the selected threshold. PFO3 is an active-low, open drain output with a 10μA internal pull-up to Vcc. 7 PFO2 O Power-Fail output 2. PFO2 asserts low when PFI2 is below the selected threshold. PFO2 is an active-low, open drain output with a 10μA internal pull-up to Vcc. 8 PFO1 O Power-Fail output 1. PFO1 asserts low when PFI1 is below the selected threshold. PFO1 is an active-low, open drain output with a 10μA internal pull-up to Vcc. 9 RESET O Reset output. RESET is an active-low, open-drain output that asserts low when Vcc drops below its preset threshold voltage or when a manual reset is initiated. RESET remains low for the reset timeout period after Vcc exceeds the selected reset threshold or MR is released. 10 VCC P Supply Voltage. RESET asserts low when Vcc drops below its threshold. 12-07-0002 PT0235-2 2 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Block Diagram Fig.4 Block diagram of PT7M6709 Fig.5 Block diagram of PT7M6714 12-07-0002 PT0235-2 3 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Maximum Ratings Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. Storage Temperature ...............................................-65oC to +150oC Ambient Temperature with Power Applied..............-40oC to +85oC Supply Voltage to Ground Potential (Vcc to GND) ...-0.3V to +6.0V DC Input/Output Current (All pins) ..........................................20mA Power Dissipation .............................. 444mW (Depend on package) DC Electrical Characteristics PT7M6709 (VCC = 2.0V to 5.5V, TA= -40~+85ºC, unless otherwise noted. Typical values are at VCC = 5V and TA = +25ºC)*1 Description Sym Supply Voltage Range VCC Supply Current ICC Input Current IIN_ Threshold Voltage Adjustable Threshold Threshold Hysteresis Threshold Voltage Temperature coefficient Output High Voltage Output Low Voltage Output High Source Current VTH VTH Test Conditions Min Typ Max Unit 2.0 - 5.5 V VCC = 3V - 15 25 VCC = 5V - 20 30 VIN_ =input threshold voltage - 5 10 VIN_ =0 to 0.85V(for adjustable threshold ) - - 0.2 5.0V (-5%) 4.50 4.63 4.75 5.0V (-10%) 4.25 4.38 4.50 3.3V (-5%) 3.00 3.08 3.15 3.3V (-10%) 2.85 2.93 3.00 3.0V (-5%) 2.70 2.78 2.85 3.0V (-10%) 2.55 2.63 2.70 2.5V (-5%) 2.25 2.32 2.38 2.5V (-10%) 2.13 2.19 2.25 1.8V (-5%) 1.62 1.67 1.71 1.8V (-10%) 1.53 1.58 1.62 0.609 0.623 0.635 V % ppm /ºC - IN_ decreasing IN_ decreasing VHYST - - 0.3×VTH - TCVTH - - 60 - 0.8×Vcc - - - - 0.3 VCC = 2.5V, Isink = 1.2mA - - 0.3 VCC = 1V, Isink = 50A*2 - - 0.3 VCC ≥ 2.0V, PWRGD_ unasserted - 10 - VOH VOL IOH VCC ≥ 2.0V, Isource = 6μA(min), PWRGD_ unasserted VCC = 5V, Isink = 2mA 12-07-0002 PT0235-2 4 µA µA V V V A 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| PT7M6714 (VCC = 2.0V to 5.5V, TA= -40~+85ºC, unless otherwise noted. Typical values are at VCC = 5V and TA = +25ºC)*1 Description Sym Supply Voltage Range VCC Supply Current *3 ICC Power-Fail Input Current IPFI_ VCC Reset Threshold Power-Fail input Threshold Threshold Hysteresis MR Input Voltage Min Typ Max Unit 2.0 - 5.5 V VCC = 3V - 20 35 VCC = 5V - 30 45 VPFI_ =0 to 0.85V - - 0.2 PT7M6714B (-5%) 4.50 4.63 4.75 PT7M6714A (-10%) 4.25 4.38 4.50 PT7M6714D (-5%) 3.00 3.08 3.15 PT7M6714C (-10%) 2.85 2.93 3.00 0.609 0.623 0.635 V VPFI _ increasing relative to VPFI _ decreasing - 0.3×VTH - % VIL - - - 0.3×Vcc VIH - 0.7×Vcc - - 10 20 50 kΩ VOH MR to VCC VCC ≥ 2.0V, Isource = 6A(min), RESET, PFO_ unasserted VCC = 5V, Isink = 2mA 0.8×Vcc - - V - - 0.3 VCC = 2.5V, Isink = 1.2mA - - 0.3 VCC = 1V, Isink = 50A*2 - - 0.3 VTH VPFI VHYST MR Pull-up Resistance Output High Voltage Output Low Voltage VOL Test Conditions - VCC decreasing VPFI _ decreasing µA µA V V V Output High Source IOH VCC ≥ 2.0V, RESET and PFO_ unasserted 10 A Current Note: *1: 100% production tested at TA = +25ºC. Over temperature limits are guaranteed by design. *2: Conditions at VCC = 1V is guaranteed only from TA = 0ºC to +70ºC. *3: Monitored voltage 5V/3.3V is also the device supply. In the typical condition, supply current splits as follows:25A for the resistor-divider, and the rest is for other circuitry. 12-07-0002 PT0235-2 5 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| AC Electrical Characteristics PT7M6709 (VCC = 2.0V to 5.5V, TA= -40~+85ºC, unless otherwise noted. Typical values are at VCC = 5V and TA = +25ºC) Description Propagation Delay Symbol tPD Test Conditions Min Typ Max VIN_ falling at 10mV/µs from VTH to (VTH - 50mV) - 30 - VIN_ rising at 10mV/µs from VTH to (VTH + 50mV) - 5 - Unit µs PT7M6714 (VCC = 2.0V to 5.5V, TA= -40~+85ºC, unless otherwise noted. Typical values are at VCC = 5V and TA = +25ºC) Description Symbol Test Conditions Min Typ Max Unit 140 210 280 ms µs Reset Timeout Period tRP - Reset Delay tRD VCC falling at 10mV/µs from (VTH + 100mV) to (VTH - 100mV) - 30 - VPFI_ falling at 10mV/µs from VTH to (VTH - 50mV) - 30 - VCC falling at 10mV/µs from (VTH + 100mV) to (VTH - 100mV) - 5 - Power-Fail Propagation Delay tPFD µs MR Minimum Input Pulse - - 1 - - µs MR Glitch Rejection - - - 100 - ns MR to RESET Delay tMRD - - 200 - ns Fig.1 Propagation Delay of PT7M6709/6714 Fig.2 Reset Timeout Delay of PT7M6714 12-07-0002 PT0235-2 6 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Fig.3 PFO Pull-up and Pull-down Response of PT7M6714, CPFO = 47pF Function Description The PT7M6709/PT7M6714 have an internally trimmed threshold that minimizes or eliminates the need for external components. The four open-drain outputs have weak (10μA) internal pull-ups to Vcc, allowing them to interface easily with other logic devices. The weak internal pull-ups can be overdriven by external pull-ups to any voltage from 0V to 5.5V. Internal circuitry prevents current flow from the external pull-up voltage to Vcc. The outputs can be wire-ORed for a single power-good signal. The PT7M6709 quad voltage monitor includes an accurate reference, four precision comparators, and a series of internally trimmed resistor-divider networks to set the factory-fixed threshold options. The resistor networks scale the specified IN_reset voltages to match the internal reference/comparator voltage. Adjustable threshold options bypass the internal resistor networks and connect directly to one of the comparator inputs (an external resistor-divider network is required for threshold matching). The PT7M6709 monitors power supplies with either 5% or 10% tolerance specifications, depending on the selected version. Additional high-input-impedance comparator options can be used as an adjustable voltage monitor, general-purpose comparator, or digitallevel transiator. The PT7M6714 quad voltage monitor/reset offers one fixed input with internal timing for P reset, three power-fail comparators, and a manual reset input( MR ). RESET asserts low when Vcc drops below its threshold or MR is driven low. Each of the three power-fail inputs connects directly to one of the comparator inputs. When any input is higher than the threshold level, the output is high. The output goes low as the input drops below the threshold voltage. The undervoltage lockout circuitry remains active and all outputs remain low with Vcc down to 1V(Fig.4 and Fig.5). Application Information Hysteresis The PT7M6709/PT7M6714 has built-in hysteresis which is typically 0.3% of the threshold voltage, so external resistive network used for causing hysteresis is not required. Under-voltage Detection Circuit The open-drain outputs of PT7M6709/PT7M6714 can be configured to detect an under-voltage condition. The PT7M6709/PT7M6714 can also be used in applications such as system supervisory monitoring, multi-voltage level detection, and Vcc bar graph monitoring. 12-07-0002 PT0235-2 7 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Window Detection A window detector circuit uses two auxiliary inputs in a configuration such as the one shown in Fig 6. External resistors R1-R4 set the two threshold voltages (VTH1 and VTH4 ) of the window detector circuit. Window width (ΔVTH ) is the difference between the threshold voltages.(Fig 7). Adjustable Input The PT7M6709 offers several monitor options with adjustable reset thresholds. The PT7M6714 has three monitored inputs with adjustable thresholds. The threshold voltage at each adjustable IN_(PFI_) input is typically 0.62V. To monitor a voltage>0.62V, connect a resistor-divider network to the circuit. VINTH =0.62V×(R1+R2)/R2 OR R1=R2×(VINTH /0.62V-1) Unused Input The unused inputs (except the adjustable) are internally connected to ground through the lower resistors of the threshold-setting resistor pairs. The adjustable input, however, must be connected to ground if unused. Reset Output The PT7M6714 RESET output asserts low when Vcc drops below its specified threshold or MR asserts low and remains low for the reset timeout period(>=140ms) after Vcc exceeds its threshold and MR deasserts. The output is open drain with a weak (10μA) internal pull up to Vcc. For many applications, no external pull up resistor is required to interface with other logic devices. An external pull resistor to any voltage from 0V to 5.5V overdrives the internal pull up if interfacing to different logic supply voltage. Internal circuitry prevents reverse current flow from the external pullup voltage to Vcc. Manual Reset Input A logic low on MR asserts RESET low. RESET remains asserted while MR is low, and during the reset timeout Period (140ms min) after MR returns high. The MR input has an internal 20kΩ pullup resistor to Vcc, so it can be left open if unused. Drive MR with TTL or CMOS-logic levels, or with open-drain/collector outputs. Connect a normally open momentary switch from MR to GND to create a manual reset function; external debounce circuitry is not required. If MR is driven from long cables or if the device is used in a noisy environment, connecting a 0.1μF capacitor from MR to GND provides additional noise immunity. Resetting the μP from a second voltage (PT7M6714) The PT7M6714 can be configured to assert a reset from a second voltage by connecting the power-fail output to manual reset. As the VPFI_ falls below its threshold, PFO goes low and asserts the reset output for the reset timeout period after the manual reset input is deasserted. (Please See Typical Application Circuit.) Power-Supply Bypassing and Grounding The PT7M6709/ PT7M6714 operate from a single 2.0V to 5.5V supply. In noise applications, bypass Vcc with a 0.1μF capacitor as close to Vcc as possible. 12-07-0002 PT0235-2 8 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| VTH1=(1+ R2 PT7M6709 R1 )VREF R2 1 IN1 Vcc 10 R1 INPUT R4 R3 2 IN2 PWRGD1 9 3 IN3 PWRGD2 8 4 IN4 PWRGD3 7 5 GND PWRGD4 6 +5V OUT VREF=0.62V VTH1=(1+ R4 R3 )VREF Fig.6 Window Detection Fig.7 Output Response of Window Detector Circuit Fig.8 Setting the Auxiliary Monitor Fig.9 RESET Output Timing Diagram 12-07-0002 PT0235-2 9 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Typical Application Circuit 2.0V TO 5.5V MAY BE ONE OF THE MONITORED VOLTAGES PT7M6709 SUPPLIES TO BE MONITORED Vcc 1 IN1 Vcc 10 2 IN2 PWRGD1 9 3 IN3 PWRGD2 8 4 IN4 PWRGD3 7 5 GND PWRGD4 SYSTEM LOGIC μP 6 Fig.10 Typical Application Circuit of PT7M6709 3.3V SUPPLY Vcc PT7M6714 5V SUPPLY 9V SUPPLY VBATT Vcc 10 Vcc PFI1 RESET 9 RESET 3 PFI2 PFO1 8 4 PFI3 PFO2 7 I/O 5 GND PFO3 6 I/O 1 MR 2 μP Fig.11 Typical Application Circuit of PT7M6714 12-07-0002 PT0235-2 10 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Mechanical Information MSOP-10 PKG. DIMENSIONS(MM) SYMBOL MIN MAX A 0.82 1.10 A1 0.02 0.15 A2 0.75 0.95 b 0.18 0.28 c 0.09 0.23 D 2.90 3.10 E 2.90 3.10 E1 4.75 5.05 e 0.50BSC L 0.40 0.80 Note: 1)Ref : JEDEC MO-187E/BA θ 12-07-0002 0° 6° PT0235-2 11 07/05/12 PT7M6709/6714 Multi-voltage Supervisor ||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||| Ordering Information Part Number PT7M6709xUE PT7M6714xUE Package Code U U Package Lead free and Green MSOP-10 Lead free and Green MSOP-10 Note:     “x” refer to different function, see below Table 1 and Table 2. E = Pb-free and Green Adding X Suffix= Tape/Reel Contact Pericom for availability. Table 1 Suffix “x” definition of PT7M6709x NOMINAL INPUT VOLTAGE Part No. PT7M6709AU PT7M6709BU PT7M6709CU PT7M6709DU PT7M6709EU PT7M6709FU IN1 (V) 5 5 5 5 Adj* Adj* IN2 (V) 3.3 3.3 3.3 3.3 3.3 3.3 IN3 (V) 2.5 2.5 1.8 1.8 2.5 2.5 IN4 (V) Adj* Adj* Adj* Adj* 1.8 1.8 SUPPLY TOLERANCE (%) 10 5 10 5 10 5 PT7M6709GU 5 3.3 Adj* Adj* 10 PT7M6709HU 5 3.3 Adj* Adj* 5 PT7M6709IU Adj* 3.3 2.5 Adj* 10 PT7M6709JU Adj* 3.3 2.5 Adj* 5 PT7M6709KU Adj* 3.3 1.8 Adj* 10 PT7M6709LU Adj* 3.3 1.8 Adj* 5 PT7M6709MU Adj* 3 Adj* Adj* 10 PT7M6709NU Adj* 3 Adj* Adj* 5 PT7M6709OU Adj* Adj* Adj* Adj* N/A *Adjustable voltage based on 0.62V internal threshold. External threshold voltage can be set using an external resistor-divider. Table 2 Suffix “x” definition of PT7M6714x Part No. NOMINAL INPUT VOLTAGE Vcc (V) PFI1 (V) PFI2 (V) PFI3 (V) SUPPLY TOLERANCE (%) PT7M6714AU 5 Adj* Adj* Adj* 10 PT7M6714BU 5 Adj* Adj* Adj* 5 PT7M6714CU 3.3 Adj* Adj* Adj* 10 PT7M6714DU 3.3 Adj* Adj* Adj* 5 *Adjustable voltage based on 0.62V internal threshold. External threshold voltage can be set using an external resistor-divider. Pericom Semiconductor Corporation  1-800-435-2336  www.pericom.com Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom. 12-07-0002 PT0235-2 12 07/05/12
PT7M6709OUE 价格&库存

很抱歉,暂时无法提供与“PT7M6709OUE”相匹配的价格&库存,您可以联系我们找货

免费人工找货