74ACT11000N

54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 • • • • Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin VCC and GND Configurations Minimize High-Speed Switching Noise EPICt (Enhanced-Performance Implanted CMOS) 1-mm Process 500-mA Typical Latch-Up Immunity at 125°C Package Options Include Plastic Small-Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs description These devices contain four independent 2-input NAND gates. They perform the Boolean functions Y = ASB or Y = A + B in positive logic. The 54ACT11000 is characterized for operation over the full military temperature range of – 55°C to 125°C. The 74ACT11000 is characterized for operation from – 40°C to 85°C. FUNCTION TABLE (each gate) INPUTS 1B 2A 2B 3A 3B 4A 4B 1 (TOP VIEW) 1A 1Y 2Y GND GND 3Y 4Y 4B H H L L X H X L H 16 2 15 3 14 4 13 5 12 6 11 7 10 8 9 1B 2A 2B VCC VCC 3A 3B 4A 2A 1B NC 1A 1Y 4 3 2 1 20 19 18 5 17 6 16 7 15 8 14 9 10 11 12 13 3B 4A NC 4B 4Y 2Y GND NC GND 3Y B 1 54ACT11000 . . . FK PACKAGE (TOP VIEW) OUTPUT Y A NC – No internal connection logic symbol† 1A 54ACT11000 . . . J PACKAGE 74ACT11000 . . . D OR N PACKAGE 2B VCC NC VCC 3A • • logic diagram (positive logic) & 16 15 14 11 10 9 8 2 3 6 1A 1Y 2A 2Y 3Y 1Y 1B 2Y 2B 3A 3Y 3B 7 4Y 4A 4Y 4B † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages. EPIC is a trademark of Texas Instruments Incorporated. Copyright  1993, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 2–1 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† Supply voltage range, VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to 6 V Input voltage range, VI (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to VCC + 0.5 V Output voltage range, VO (see Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 0.5 V to VCC + 0.5 V Input clamp current, IIK (VI < 0 or VI > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 20 mA Output clamp current, IOK (VO < 0 or VO > VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 50 mA Continuous output current, IO (VO = 0 to VCC) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 50 mA Continuous current through VCC or GND . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ± 100 mA Storage temperature range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . – 65°C to 150°C † Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. NOTE 1: The input and output voltage ratings may be exceeded if the input and output current ratings are observed. recommended operating conditions 54ACT11000 MAX MIN MAX 4.5 5.5 4.5 5.5 VCC VIH Supply voltage VIL VI Low-level input voltage Input voltage 0 VO IOH Output voltage 0 High-level output current IOL Dt /Dv Low-level output current TA Operating free-air temperature High-level input voltage 74ACT11000 MIN 2 2 0.8 Input transition rise or fall rate UNIT V V 0.8 V VCC VCC V – 24 – 24 mA 24 24 mA VCC VCC 0 0 V 0 10 0 10 ns/ V – 55 125 – 40 85 °C electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) PARAMETER TEST CONDITIONS IOH = – 50 mA VOH VOL IOH = – 24 mA VCC TA = 25°C MIN TYP MAX 54ACT11000 MIN MAX MIN 4.5 V 4.4 4.4 4.4 5.5 V 5.4 5.4 5.4 4.5 V 3.94 3.7 3.8 5.5 V 4.94 4.7 4.8 IOH = – 50 mA‡ IOH = – 75 mA‡ 5.5 V IOL = 50 mA 4.5 V UNIT V 3.85 0.1 0.1 5.5 V 0.1 0.1 0.1 4.5 V 0.36 0.5 0.44 5.5 V 0.36 0.5 0.44 0.1 V IOL = 50 mA‡ IOL = 75 mA‡ 5.5 V II ICC VI = VCC or GND VI = VCC or GND, 5.5 V ± 0.1 ±1 ±1 5.5 V 4 80 40 mA mA DICCw One input at 3.4 V,, Other inputs at GND or VCC 55V 5.5 09 0.9 1 1 mA Ci VI = VCC or GND 1.65 5.5 V IO = 0 5V 1.65 3.5 ‡ Not more than one output should be tested at a time, and the duration of the test should not exceed 10 ms. § This is the increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or VCC. 2–2 MAX 3.85 5.5 V IOL = 24 mA 74ACT11000 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 pF 54ACT11000, 74ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES SCAS002A – D2957, JUNE 1987 – REVISED APRIL 1993 switching characteristics over recommended ranges of supply voltage and free-air temperature (unless otherwise noted) (see Figure 1) PARAMETER FROM (INPUT) TO (OUTPUT) tPLH tPHL A or B Y MIN TA = 25°C TYP MAX 54ACT11000 74ACT11000 MIN MAX MIN MAX 1.5 7.2 10.9 1.5 13.3 1.5 12.3 1.5 5.8 8 1.5 9.5 1.5 8.8 UNIT ns operating characteristics, VCC = 5 V, TA = 25°C PARAMETER Cpd TEST CONDITIONS Power dissipation capacitance per gate CL = 50 pF, f = 1 MHz TYP UNIT 23 pF PARAMETER MEASUREMENT INFORMATION 3V Input (see Note B) From Output Under Test CL = 50 pF (see Note A) 1.5 V 1.5 V 0V tPHL 500 Ω tPLH 50% VCC Output VOH 50% VCC VOL VOLTAGE WAVEFORMS LOAD CIRCUIT NOTES: A. CL includes probe and jig capacitance. B. Input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, ZO = 50 Ω, tr = 3 ns, tf = 3 ns. C. The outputs are measured one at a time with one input transition per measurement. Figure 1. Load Circuit and Voltage Waveforms POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 2–3 PACKAGE MATERIALS INFORMATION www.ti.com 9-Aug-2022 TAPE AND REEL INFORMATION REEL DIMENSIONS TAPE DIMENSIONS K0 P1 B0 W Reel Diameter Cavity A0 B0 K0 W P1 A0 Dimension designed to accommodate the component width Dimension designed to accommodate the component length Dimension designed to accommodate the component thickness Overall width of the carrier tape Pitch between successive cavity centers Reel Width (W1) QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE Sprocket Holes Q1 Q2 Q1 Q2 Q3 Q4 Q3 Q4 User Direction of Feed Pocket Quadrants *All dimensions are nominal Device 74ACT11000DR Package Package Pins Type Drawing SOIC D 16 SPQ Reel Reel A0 Diameter Width (mm) (mm) W1 (mm) 2500 330.0 16.4 Pack Materials-Page 1 6.5 B0 (mm) K0 (mm) P1 (mm) 10.3 2.1 8.0 W Pin1 (mm) Quadrant 16.0 Q1 PACKAGE MATERIALS INFORMATION www.ti.com 9-Aug-2022 TAPE AND REEL BOX DIMENSIONS Width (mm) W L H *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) 74ACT11000DR SOIC D 16 2500 340.5 336.1 32.0 Pack Materials-Page 2 PACKAGE MATERIALS INFORMATION www.ti.com 9-Aug-2022 TUBE T - Tube height L - Tube length W - Tube width B - Alignment groove width *All dimensions are nominal Device Package Name Package Type Pins SPQ L (mm) 74ACT11000D D SOIC 16 40 507 74ACT11000N N PDIP 16 25 506 74ACT11000N N PDIP 16 25 506 13.97 Pack Materials-Page 3 W (mm) T (µm) B (mm) 8 3940 4.32 13.97 11230 4.32 11230 4.32 IMPORTANT NOTICE AND DISCLAIMER TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources. TI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. TI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated