ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
ADC10065 10-Bit 65 MSPS 3V A/D Converter
Check for Samples: ADC10065
FEATURES
DESCRIPTION
•
•
The ADC10065 is a monolithic CMOS analog-todigital converter capable of converting analog input
signals into 10-bit digital words at 65 Megasamples
per second (MSPS). This converter uses a
differential, pipeline architecture with digital error
correction and an on-chip sample-and-hold circuit to
provide a complete conversion solution, and to
minimize power consumption, while providing
excellent dynamic performance. A unique sampleand-hold stage yields a full-power bandwidth of 400
MHz. Operating on a single 3.0V power supply, this
device consumes just 68.4 mW at 65 MSPS,
including the reference current. The Standby feature
reduces power consumption to just 14.1 mW.
1
2
•
•
•
•
•
•
•
Single +3.0V Operation
Selectable 2 VP-P, 1.5 VP-P, or 1 VP-P Full-scale
Input
400 MHz −3 dB Input Bandwidth
Low Power Consumption
Standby Mode
On-Chip Reference and Sample-and-Hold
Amplifier
Offset Binary or Two’s Complement Data
Format
Separate Adjustable Output Driver Supply to
Accommodate 2.5V and 3.3V Logic Families
28-pin TSSOP Package
APPLICATIONS
•
•
•
•
•
•
•
•
Ultrasound and Imaging
Instrumentation
Cellular Base Stations/Communications
Receivers
Sonar/Radar
xDSL
Wireless Local Loops
Data Acquisition Systems
DSP Front Ends
The differential inputs provide a full scale selectable
input swing of 2.0 VP-P, 1.5 VP-P, 1.0 VP-P, with the
possibility of a single-ended input. Full use of the
differential input is recommended for optimum
performance. An internal +1.2V precision bandgap
reference is used to set the ADC full-scale range, and
also allows the user to supply a buffered referenced
voltage for those applications requiring increased
accuracy. The output data format is user choice of
offset binary or two’s complement.
This device is available in the 28-lead TSSOP
package and will operate over the industrial
temperature range of −40°C to +85°C.
KEY SPECIFICATIONS
•
•
•
•
•
•
•
Resolution 10 Bits
Conversion Rate 65 MSPS
Full Power Bandwidth 400 MHz
DNL ±0.3 LSB (typ)
SNR (fIN = 11 MHz) 59.6 dB (typ)
SFDR (fIN = 11 MHz) −80 dB (typ)
Power Consumption, 65 MHz 68.4 mW
1
2
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2003–2013, Texas Instruments Incorporated
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Connection Diagram
Figure 1. TSSOP Package
See Package Number PW0028A
Block Diagram
2
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
Pin Descriptions and Equivalent Circuits
Pin No.
Pin Name
Equivalent Circuit
Description
ANALOG I/O
12
VIN−
Inverting analog input signal. With a 1.2V reference the full-scale
input signal level is a differential 1.0 VP-P. This pin may be tied to
VCOM (pin 4) for single-ended operation.
13
VIN+
Non-inverting analog input signal. With a 1.2V reference the fullscale input signal level is a differential 1.0 VP-P.
6
VREF
Reference input. This pin should be bypassed to VSSA with a 0.1 µF
monolithic capacitor. VREF is 1.20V nominal. This pin may be driven
by a 1.20V external reference if desired. Do not load this pin.
7
VREFT
4
VCOM
8
VREFB
These pins are high impedance reference bypass pins only.
Connect a 0.1 µF capacitor from each of these pins to VSSA. These
pins should not be loaded. VCOM may be used to set the input
common mode voltage, VCM.
DIGITAL I/O
1
CLK
15
DF
28
STBY
5
IRS (Input Range
Select)
Digital clock input. The range of frequencies for this input is 20 MHz
to 65 MHz. The input is sampled on the rising edge of this input.
DF = “1” Two’s Complement
DF = “0” Offset Binary
This is the standby pin. When high, this pin sets the converter into
standby mode. When this pin is low, the converter is in active mode.
IRS = “VDDA” 2.0 VP-P differential input range
IRS = “VSSA” 1.5 VP-P differential input range
IRS = “Floating” 1.0 VP-P differential input range
If using both VIN+ and VIN- pins, (or differential mode), then the
peak-to-peak voltage refers to the differential voltage (VIN+ - VIN-).
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
3
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Pin Descriptions and Equivalent Circuits (continued)
Pin No.
Pin Name
Equivalent Circuit
Description
16–20,
23–27
D0–D9
Digital output data. D0 is the LSB and D9 is the MSB of the binary
output word.
2, 9, 10
VDDA
Positive analog supply pins. These pins should be connected to a
quiet 3.0V source and bypassed to analog ground with a 0.1 µF
monolithic capacitor located within 1 cm of these pins. A 4.7 µF
capacitor should also be used in parallel.
3, 11, 14
VSSA
Ground return for the analog supply.
22
VDDIO
Positive digital supply pins for the ADC10065’s output drivers. This
pin should be bypassed to digital ground with a 0.1 µF monolithic
capacitor located within 1 cm of this pin. A 4.7 µF capacitor should
also be used in parallel. The voltage on this pin should never exceed
the voltage on VDDA by more than 300 mV.
21
VSSIO
The ground return for the digital supply for the output drivers. This
pin should be connected to the ground plane, but not near the
analog circuitry.
ANALOG POWER
DIGITAL POWER
4
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
Absolute Maximum Ratings
(1) (2) (3)
VDDA, VDDIO
3.9V
−0.3V to VDDA or VDDIO
+0.3V
Voltage on Any Pin to GND
Input Current on Any Pin
Package Input Current
±25 mA
(4)
±50 mA
Package Dissipation at T = 25°C
See
ESD Susceptibility
Human Body Model
Machine Model
Soldering Temperature Infrared, 10 sec.
(6)
(3)
(4)
(5)
(6)
(7)
2500V
(6)
250V
(7)
235°C
−65°C to +150°C
Storage Temperature
(1)
(2)
All voltages are measured with respect to GND = VSSA = VSSIO = 0V, unless otherwise specified.
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the AC
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and
specifications.
When the voltage at any pin exceeds the power supplies (VIN < VSSA or VIN > VDDA), the current at that pin should be limited to 25 mA.
The 50 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input
current of 25 mA to two.
The absolute maximum junction temperature (TJmax) for this device is 150°C. The maximum allowable power dissipation is dictated by
TJmax, the junction-to-ambient thermal resistance (θJA), and the ambient temperature (TA), and can be calculated using the formula
PDMAX = (TJmax − TA)/θJA. In the 28-pin TSSOP, θJA is 96°C/W, so PDMAX = 1,302 mW at 25°C and 677 mW at the maximum
operating ambient temperature of 85°C. Note that the power dissipation of this device under normal operation will typically be about 68.6
mW. The values for maximum power dissipation listed above will be reached only when the ADC10065 is operated in a severe fault
condition.
Human body model is 100 pF capacitor discharged through a 1.5 kΩ resistor. Machine model is 220 pF discharged through 0Ω.
The 235°C reflow temperature refers to infrared reflow. For Vapor Phase Reflow (VPR) the following conditions apply: Maintain the
temperature at the top of the package body above 183°C for a minimum of 60 seconds. The temperature measured on the package
body must not exceed 220°C. Only one excursion above 183°C is allowed per reflow cycle.
Operating Ratings
(1) (2)
−40°C ≤ TA ≤ +85°C
Operating Temperature Range
VDDA (Supply Voltage)
+2.7V to +3.6V
VDDIO (Output Driver Supply Voltage)
+2.5V to VDDA
VREF
1.20V
≤ 100 mV
|VSSA–VSSIO|
Clock Duty Cycle
(1)
(2)
(5)
30 to 70 %
Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for
which the device is functional, but do not ensure specific performance limits. For ensured specifications and test conditions, see the AC
Electrical Characteristics. The ensured specifications apply only for the test conditions listed. Some performance characteristics may
degrade when the device is not operated under the listed test conditions.
All voltages are measured with respect to GND = VSSA = VSSIO = 0V, unless otherwise specified.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
5
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Converter Electrical Characteristics
Unless otherwise specified, the following specifications apply for VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = 1.20V (External), fCLK = 65 MHz, 50% Duty Cycle, CL = 10 pF/pin. Boldface limits apply for TA = TMIN to
TMAX: all other limits TA = 25°C. (1) (2) (3) (4).
Parameter
Test Conditions
Min
Typ
Max
Units
STATIC CONVERTER CHARACTERISTICS
No Missing Codes ensured
10
Bits
INL
Integral Non-Linearity
FIN = 500 kHz, −0 dB Full
Scale
−1.0
±0.3
+1.1
LSB
DNL
Differential Non-Linearity
FIN = 500 kHz, −0 dB Full
Scale
−0.9
±0.3
+0.9
LSB
GE
Gain Error
Positive Error
−1.5
+0.4
+1.9
% FS
Negative Error
−1.5
+0.03
+1.9
% FS
OE
Offset Error (VIN+ = VIN−)
−1.4
0.2
+1.7
% FS
FPBW
Under Range Output Code
0
Over Range Output Code
1023
Full Power Bandwidth
(5)
400
MHz
REFERENCE AND INPUT CHARACTERISTICS
VCM
Common Mode Input Voltage
VCOM
Output Voltage for use as an input
common mode voltage (6)
1.45
V
VREF
Reference Voltage
1.2
V
Reference Voltage Temperature
Coefficient
±80
ppm/°C
4
pF
VREFTC
CIN
0.5
VIN Input Capacitance (each pin to
VSSA)
1.5
V
POWER SUPPLY CHARACTERISTICS
IVDDA
Analog Supply Current
IVDDIO
Digital Supply Current
PWR
Power Consumption
(1)
(2)
(3)
(4)
(5)
(6)
(7)
(8)
6
(7)
(8)
STBY = 1
4.7
6.0
mA
STBY = 0
22
29
mA
STBY = 1, fIN = 0 Hz
0
mA
STBY 0, fIN = 0 Hz
0.97
1.2
mA
STBY = 1
14.1
18.0
mW
STBY = 0
68.4
90
mW
To ensure accuracy, it is required that |VDDA–VDDIO| ≤ 100 mV and separate bypass capacitors are used at each power supply pin.
With the test condition for 2 VP-P differential input, the 10-bit LSB is 1.95 mV.
Typical figures are at TA = TJ = 25°C and represent most likely parametric norms. Test limits are specified to Texas Instrument's AOQL
(Average Outgoing Quality Level).
The analog inputs are protected as shown below. Input voltage magnitude up to 500 mV beyond the supply rails will not damage this
device. However, input errors will be generated if the input goes above VDDA or VDDIO and below VSSA or VSSIO. See Figure 2
The input bandwidth is limited using a capacitor between VIN− and VIN+.
VCOM is a typical value, measured at room temperature. It is not specified by test. Do not load this pin.
IDDIO is the current consumed by the switching of the output drivers and is primarily determined by load capacitance on the output pins,
the supply voltage, VDR, and the rate at which the outputs are switching (which is signal dependent). IDR = VDR x (C0 x f0 + C1 x f1 + C2
+ f2 +....C11 x f11) where VDR is the output driver supply voltage, Cn is the total load capacitance on the output pin, and fn is the average
frequency at which the pin is toggling.
Power consumption includes output driver power. (fIN = 0 MHz).
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
DC and Logic Electrical Characteristics
Unless otherwise specified, the following specifications apply for VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = 1.20V (External), fCLK = 65 MHz, 50% Duty Cycle, CL = 10 pF/pin. Boldface limits apply for TA = TMIN to
TMAX: all other limits TA = 25°C. (1)
Parameter
Test Conditions
Min
Typ
Max
Units
CLK, DF, STBY, SENSE
Logical “1” Input Voltage
2
V
Logical “0” Input Voltage
0.8
V
Logical “1” Input Current
+10
µA
−10
Logical “0” Input Current
µA
D0–D9 OUTPUT CHARACTERISTICS
Logical “1” Output Voltage
IOUT = −0.5 mA
Logical “0” Output Voltage
IOUT = 1.6 mA
DYNAMIC CONVERTER CHARACTERISTICS
ENOB
Signal-to-Noise Ratio
SINAD
Signal-to-Noise Ratio + Distortion
2nd HD
2nd Harmonic
3rd HD
3rd Harmonic
THD
Total Harmonic Distortion (First 6
Harmonics)
SFDR
Spurious Free Dynamic Range
(Excluding 2nd and 3rd Harmonic)
(1)
(2)
V
0.4
V
(2)
Effective Number of Bits
SNR
VDDIO−0.2
fIN = 11 MHz
9.4, 9.3
9.6
Bits
fIN = 32 MHz
9.3, 9.2
9.5
Bits
fIN = 11 MHz
58.6, 58
59.6
dB
fIN = 32 MHz
58.5, 57.9
59.3
dB
fIN = 11 MHz
58.3, 57.6
59.4
dB
fIN = 32 MHz
58, 57.4
59
dB
fIN = 11 MHz
−75.6,
−69.7
−90
dBc
fIN = 32 MHz
−72.7,
−68.9
−82
dBc
fIN = 11 MHz
−66.2, −63
−74
dBc
fIN = 32 MHz
−65.4,
−63.3
−72
dBc
fIN = 11 MHz
−66.2, −63
−74
dB
fIN = 32 MHz
−65.4,
−63.3
−72
dB
fIN = 11 MHz
−75.8,
−74.5
−80
dBc
fIN = 32 MHz
−74.4,
−73.3
−80
dBc
The analog inputs are protected as shown below. Input voltage magnitude up to 500 mV beyond the supply rails will not damage this
device. However, input errors will be generated if the input goes above VDDA or VDDIO and below VSSA or VSSIO. See Figure 2
Optimum dynamic performance will be obtained by keeping the reference input in the +1.2V.
AC Electrical Characteristics
Unless otherwise specified, the following specifications apply for VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = 1.20V (External), fCLK = 65 MHz, 50% Duty Cycle, CL = 10 pF/pin. Boldface limits apply for TA = TMIN to
TMAX: all other limits TA = 25°C. (1)
Parameter
Test Conditions
Min
(2)
Typ
(2)
Max
(2)
Units
CLK, DF, STBY, SENSE
fCLK1
Maximum Clock Frequency
fCLK2
Minimum Clock Frequency
tCH
tCL
65
MHz
Clock High Time
7.69
ns
Clock Low Time
7.69
ns
Conversion Latency
(1)
(2)
MHz (min)
20
6
Cycles
The analog inputs are protected as shown below. Input voltage magnitude up to 500 mV beyond the supply rails will not damage this
device. However, input errors will be generated if the input goes above VDDA or VDDIO and below VSSA or VSSIO. See Figure 2
Timing specifications are tested at TTL logic levels, VIL = 0.4V for a falling edge, and VIH = 2.4V for a rising edge.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
7
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
AC Electrical Characteristics (continued)
Unless otherwise specified, the following specifications apply for VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = 1.20V (External), fCLK = 65 MHz, 50% Duty Cycle, CL = 10 pF/pin. Boldface limits apply for TA = TMIN to
TMAX: all other limits TA = 25°C. (1)
Parameter
Test Conditions
T = 25°C
Min
2
(2)
Typ
(2)
3.4
Max
(2)
Units
5
ns
6
ns
tOD
Data Output Delay after a Rising Clock
Edge
tAD
Aperture Delay
1
ns
tAJ
Aperture Jitter
2
ps (RMS)
1
Clock Cycle
20
Cycles
Over Range Recovery Time
tSTBY
1
Differential VIN step from ±3V
to 0V to get accurate
conversion
Standby Mode Exit Cycle
Figure 2.
Specification Definitions
APERTURE DELAY is the time after the rising edge of the clock to when the input signal is acquired or held for
conversion.
APERTURE JITTER (APERTURE UNCERTAINTY) is the variation in aperture delay from sample to sample.
Aperture jitter manifests itself as noise in the output.
COMMON MODE VOLTAGE (VCM) is the d.c. potential present at both signal inputs to the ADC.
CONVERSION LATENCY See PIPELINE DELAY.
DIFFERENTIAL NON-LINEARITY (DNL) is the measure of the maximum deviation from the ideal step size of 1
LSB.
DUTY CYCLE is the ratio of the time that a repetitive digital waveform is high to the total time of one period. The
specification here refers to the ADC clock input signal.
EFFECTIVE NUMBER OF BITS (ENOB, or EFFECTIVE BITS) is another method of specifying Signal-to-Noise
and Distortion or SINAD. ENOB is defined as (SINAD - 1.76) / 6.02 and states that the converter is
equivalent to a perfect ADC of this (ENOB) number of bits.
FULL POWER BANDWIDTH is a measure of the frequency at which the reconstructed output fundamental drops
3 dB below its low frequency value for a full scale input.
GAIN ERROR is the deviation from the ideal slope of the transfer function. It can be calculated as:
Gain Error = Positive Full-Scale Error − Negative Full-Scale Error
(1)
INTEGRAL NON LINEARITY (INL) is a measure of the deviation of each individual code from a line drawn from
negative full scale through positive full scale. The deviation of any given code from this straight line is
measured from the center of that code value.
MISSING CODES are those output codes that will never appear at the ADC outputs. The ADC10065 is specified
not to have any missing codes.
NEGATIVE FULL SCALE ERROR is the difference between the input voltage (VIN+ − VIN−) just causing a
transition from negative full scale to the first code and its ideal value of 0.5 LSB.
8
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
OFFSET ERROR is the input voltage that will cause a transition from a code of 01 1111 1111 to a code of 10
0000 0000.
OUTPUT DELAY is the time delay after the rising edge of the clock before the data update is presented at the
output pins.
PIPELINE DELAY (LATENCY) is the number of clock cycles between initiation of conversion and when that data
is presented to the output driver stage. Data for any given sample is available at the output pins the
Pipeline Delay plus the Output Delay after the sample is taken. New data is available at every clock cycle,
but the data lags the conversion by the pipeline delay.
POSITIVE FULL SCALE ERROR is the difference between the actual last code transition and its ideal value of
1½ LSB below positive full scale.
SIGNAL TO NOISE RATIO (SNR) is the ratio, expressed in dB, of the rms value of the input signal to the rms
value of the sum of all other spectral components below one-half the sampling frequency, not including
harmonics or DC.
SIGNAL TO NOISE PLUS DISTORTION (S/N+D or SINAD) is the ratio, expressed in dB, of the rms value of the
input signal to the rms value of all of the other spectral components below half the clock frequency,
including harmonics but excluding DC.
SPURIOUS FREE DYNAMIC RANGE (SFDR) is the difference, expressed in dB, between the rms values of the
input signal and the peak spurious signal, where a spurious signal is any signal present in the output
spectrum that is not present at the input.
TOTAL HARMONIC DISTORTION (THD) is the ratio, expressed in dBc, of the rms total of the first six harmonic
levels at the output to the level of the fundamental at the output. THD is calculated as:
White Space
where
•
•
f1 is the RMS power of the fundamental (output) frequency
f2 through f6 are the RMS power in the first 6 harmonic frequencies.
(2)
SECOND HARMONIC DISTORTION (2ND HARM) is the difference expressed in dB, between the RMS power
in the input frequency at the output and the power in its 2nd harmonic level at the output.
THIRD HARMONIC DISTORTION (3RD HARM) is the difference, expressed in dB, between the RMS power in
the input frequency at the output and the power in its 3rd harmonic level at the output.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
9
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Timing Diagram
Figure 3. Clock and Data Timing Diagram
Transfer Characteristics
Figure 4. Input vs. Output Transfer Characteristic
10
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
Typical Performance Characteristics
Unless otherwise specified, the following specifications apply: VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = External 1.2V, fCLK = 65 MHz, fIN = 11 MHz, 50% Duty Cycle.
DNL
DNL vs. fCLK
Figure 5.
Figure 6.
DNL vs. Clock Duty Cycle (DC input)
DNL vs. Temperature
Figure 7.
Figure 8.
INL
INL vs. fCLK
Figure 9.
Figure 10.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
11
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = External 1.2V, fCLK = 65 MHz, fIN = 11 MHz, 50% Duty Cycle.
12
INL vs. Clock Duty Cycle
SNR vs. VDDIO
Figure 11.
Figure 12.
SNR vs. VDDA
SNR vs. fCLK
Figure 13.
Figure 14.
INL vs. Temperature
SNR vs. Clock Duty Cycle
Figure 15.
Figure 16.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = External 1.2V, fCLK = 65 MHz, fIN = 11 MHz, 50% Duty Cycle.
SNR vs. Temperature
THD vs. VDDA
Figure 17.
Figure 18.
THD vs. VDDIO
THD vs. fCLK
Figure 19.
Figure 20.
SNR vs. IRS
THD vs. IRS
Figure 21.
Figure 22.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
13
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = External 1.2V, fCLK = 65 MHz, fIN = 11 MHz, 50% Duty Cycle.
14
SINAD vs. VDDA
SINAD vs. VDDIO
Figure 23.
Figure 24.
THD vs. Clock Duty Cycle
SINAD vs. Clock Duty Cycle
Figure 25.
Figure 26.
THD vs. Temperature
SINAD vs. Temperature
Figure 27.
Figure 28.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = External 1.2V, fCLK = 65 MHz, fIN = 11 MHz, 50% Duty Cycle.
SINAD vs. fCLK
SFDR vs. VDDIO
Figure 29.
Figure 30.
SINAD vs. IRS
SFDR vs. fCLK
Figure 31.
Figure 32.
SFDR vs. VDDA
SFDR vs. IRS
Figure 33.
Figure 34.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
15
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
Typical Performance Characteristics (continued)
Unless otherwise specified, the following specifications apply: VSSA = VSSIO = 0V, VDDA = +3.0V, VDDIO = +2.5V, VIN = 2 VP-P,
STBY = 0V, VREF = External 1.2V, fCLK = 65 MHz, fIN = 11 MHz, 50% Duty Cycle.
SFDR vs. Clock Duty Cycle
Spectral Response @ 11 MHz Input
Figure 35.
Figure 36.
SFDR vs. Temperature
Spectral Response @ 32 MHz Input
Figure 37.
Figure 38.
Power Consumption vs. fCLK
Figure 39.
16
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
FUNCTIONAL DESCRIPTION
The ADC10065 uses a pipeline architecture and has error correction circuitry to help ensure maximum
performance. Differential analog input signals are digitized to 10 bits. In differential mode, each analog input
signal should have a peak-to-peak voltage equal to 1.0V, 0.75V or 0.5V, depending on the state of the IRS pin
(pin 5), and be centered around VCM and be 180° out of phase with each other. If single ended operation is
desired, VIN- may be tied to the VCOM pin (pin 4). A single ended input signal may then be applied to VIN+, and
should have an average value in the range of VCM. The signal amplitude should be 2.0V, 1.5V or 1.0V peak-topeak, depending on the state or the IRS pin (pin 5).
Applications Information
ANALOG INPUTS
The ADC10065 has two analog signal inputs, VIN+ and VIN−. These two pins form a differential input pair. There
is one common mode pin VCOM that may be used to set the common mode input voltage.
REFERENCE PINS
The ADC10065 is designed to operate with a 1.2V reference. The voltages at VCOM, VREFT, and VREFB are
derived from the reference voltage. It is very important that all grounds associated with the reference voltage and
the input signal make connection to the analog ground plane at a single point to minimize the effects of noise
currents in the ground path. The three Reference Bypass Pins VREF, VREFT and VREFB, are made available for
bypass purposes only. These pins should each be bypassed to ground with a 0.1 µF capacitor. DO NOT LOAD
these pins.
VCOM PIN
This pin supplies a voltage for possible use to set the common mode input voltage. This pin may also be
connected to VIN-, so that VIN+ may be used as a single ended input. This pin should be bypassed with at least a
0.1 µF capacitor. Do not load this pin.
SIGNAL INPUTS
The signal inputs are VIN+ and VIN−. The input signal amplitude is defined as VIN+ − VIN− and is represented
schematically in Figure 40:
2.5V Max
2.5V Max
VCM + 0.5V
VCM + 1V
VCM
VCM
VCM - 0.5V
VCM - 1V
0V Min
0V Min
Figure 40. Input Voltage Waveforms for a 2VP-P
differential Input
Figure 41. Input Voltage Waveform for a 2VP-P
Single Ended Input
A single ended input signal is shown in Figure 41.
The internal switching action at the analog inputs causes energy to be output from the input pins. As the driving
source tries to compensate for this, it adds noise to the signal. To prevent this, use 18Ω series resistors at each
of the signal input pins with a 25 pF capacitor across the inputs, as shown in Figure 42. These components
should be placed close to the ADC because the input pins of the ADC is the most sensitive part of the system
and this is the last opportunity to filter the input. The two 18Ω resistors and the 25 pF capacitor form a low-pass
filter with a -3 dB frequency of 177 MHz.
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
17
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
CLK PIN
The CLK signal controls the timing of the sampling process. Drive the clock input with a stable, low jitter clock
signal in the frequency range indicated in AC Electrical Characteristics with rise and fall times of less than 2 ns.
The trace carrying the clock signal should be as short as possible and should not cross any other signal line,
analog or digital, not even at 90°. The CLK signal also drives an internal state machine. If the CLK is interrupted,
or its frequency is too low, the charge on internal capacitors can dissipate to the point where the accuracy of the
output data will degrade. This is what limits the lowest sample rate. The duty cycle of the clock signal can affect
the performance of any A/D Converter. Because achieving a precise duty cycle is difficult, the ADC10065 is
designed to maintain performance over a range of duty cycles. While it is specified and performance is ensured
with a 50% clock duty cycle, performance is typically maintained with minimum clock low and high times
indicated in AC Electrical Characteristics. Both minimum high and low times may not be held simultaneously
STBY PIN
The STBY pin, when high, holds the ADC10065 in a power-down mode to conserve power when the converter is
not being used. The power consumption in this state is 15 mW. The output data pins are undefined in this mode.
Power consumption during power-down is not affected by the clock frequency, or by whether there is a clock
signal present. The data in the pipeline is corrupted while in power down.
DF PIN
The DF (Data Format) pin, when high, forces the ADC10065 to output the 2’s complement data format. When DF
is tied low, the output format is offset binary.
IRS PIN
The IRS (Input Range Select) pin defines the input signal amplitude that will produce a full scale output. Table 1
describes the function of the IRS pin.
Table 1. IRS Pin Functions
IRS Pin
Full-Scale Input
VDDA
2.0VP-P
VSSA
1.5VP-P
Floating
1.0VP-P
OUTPUT PINS
The ADC10065 has 10 TTL/CMOS compatible Data Output pins. The offset binary data is present at these
outputs while the DF and STBY pins are low. Be very careful when driving a high capacitance bus. The more
capacitance the output drivers must charge for each conversion, the more instantaneous digital current flows
through VDDIO and VSSIO. These large charging current spikes can cause on-chip noise and couple into the
analog circuitry, degrading dynamic performance. Adequate bypassing, limiting output capacitance and careful
attention to the ground plane will reduce this problem. Additionally, bus capacitance beyond the specified 10
pF/pin will cause tOD to increase, making it difficult to properly latch the ADC output data. The result could be an
apparent reduction in dynamic performance. To minimize noise due to output switching, minimize the load
currents at the digital outputs. This can be done by minimizing load capacitance and by connecting buffers
between the ADC outputs and any other circuitry, which will isolate the outputs from trace and other circuit
capacitances and limit the output currents, which could otherwise result in performance degradation. Only one
driven input should be connected to the ADC output pins.
While the tOD time provides information about output timing, a simple way to capture a valid output is to latch the
data on the rising edge of the conversion clock.
18
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
ADC10065
www.ti.com
SNAS225H – JULY 2003 – REVISED APRIL 2013
APPLICATION SCHEMATICS
The following figures show simple examples of using the ADC10065. Figure 42 shows a typical differentially
driven input. Figure 43 shows a single ended application circuit.
Figure 42. A Simple Application Using a Differential Driving Source
Figure 43. A Simple Application Using a Single Ended Driving Source
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
19
ADC10065
SNAS225H – JULY 2003 – REVISED APRIL 2013
www.ti.com
REVISION HISTORY
Changes from Revision G (April 2013) to Revision H
•
20
Page
Changed layout of National Data Sheet to TI format .......................................................................................................... 19
Submit Documentation Feedback
Copyright © 2003–2013, Texas Instruments Incorporated
Product Folder Links: ADC10065
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
ADC10065CIMT/NOPB
ACTIVE
TSSOP
PW
28
48
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
ADC10065
CIMT
ADC10065CIMTX/NOPB
ACTIVE
TSSOP
PW
28
2500
RoHS & Green
SN
Level-3-260C-168 HR
-40 to 85
ADC10065
CIMT
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
