ADC122S625EB/NOPB

National Semiconductor January 18, 2008 Rev – 1.0/CS RoHS Compliant Evaluation Board User's Guide ADC122S625 Dual 12-Bit, 50 kSPS to 200 kSPS, Simultaneous Sampling A/D Converter ADC122S625 Table of Contents 1.0 Introduction ............................................................................................................................3 2.0 Board Assembly .....................................................................................................................4 3.0 Quick Start .............................................................................................................................4 3.1 Stand-Alone Mode ....................................................................................................4 3.2 Computer Mode ........................................................................................................5 4.0 Functional Description............................................................................................................6 4.1 Analog Input Signal ...................................................................................................6 4.2 ADC Reference Circuitry...........................................................................................6 4.3 SPI Interface .............................................................................................................6 4.4 Power Supply Connections .......................................................................................7 5.0 Software Operation and Settings ...........................................................................................7 6.0 Evaluation Board Specifications ............................................................................................9 7.0 Summary Tables of Test Points, Jumpers, and Connectors .................................................9 8.0 Hardware Schematic..............................................................................................................10 9.0 Board Layouts ........................................................................................................................11 10.0 Evaluation Board Bill of Materials ........................................................................................12 2 http://www.national.com 1.0 Introduction The ADC122S625EB/RoHS Design Kit (consisting of the ADC122S625 Evaluation Board and this User's Guide) is designed to ease evaluation and design-in of the National Semiconductor ADC122S625 12-bit Analog-to-Digital Converter. This ADC has two analog input channels that are sampled simultaneously and can operate at speeds up to 500 kSPS. The converter’s digital outputs are available on single or dual data ouput pins. The evaluation board can be used in either of two modes. In Stand Alone, suitable test equipment such as a logic analyzer can be used with the board to evaluate the ADC122S625’s performance. In the Computer mode, data capture and evaluation is simplified by connecting the evaluation board to National Semiconductor's Data Capture Board (order number WAVEVSN BRD 4.1 or higher) which connects to a personal computer through a USB port and runs WaveVision 4 software revision 4.4 or higher. J1: INPUT JP8: VREF The latest version of the WaveVision 4 software should be downloaded from the web at http://www.national.com/adc. Note: WaveVision software version 4.4 or higher is required to evaluate this part with the WV4 Evaluation System. The WaveVision 4 software operates under Microsoft Windows. The signal at the analog input is digitized, captured, and displayed on a PC monitor in the time and frequency domains. The software will perform an FFT on the captured data upon command. This FFT plot shows the dynamic performance in the form of SNR, SINAD, THD, SFDR, and ENOB. A software histogram of the captured data is also available. The signals at analog input J3 are digitized by U5, the ADC122S625. The ADC122S625 either uses a crystal oscillator (Y2) which is provided on this board or an externally supplied clock at TP15. JP12: CLK ADC122S625 JP11: VA Figure 1 Component and Test Point Locations 3 http://www.national.com 2.0 Board Assembly The ADC122S625EB evaluation board comes fully assembled and ready for use. The provided shorting jumpers are in their recommended locations and suit the needs of most users. The evaluation board also includes a crystal oscillator (Y2). Refer to the Bill of Materials for a description of components, to Figure 1 for major component placement, and to Figure 10 for the evaluation board schematic. While the board has been populated in a manner that is most advantageous for typical usage, the board can be customized by adding components to meet the user’s specific needs. The board comes ready to use with a DC coupled input signal (Figure 2). However, by adding capacitors C21, C22, C25, C26 (value 1µF), adding DC bias resistors R25, R26, R27, R28, R29, R33, R35, R37 (value 4.99kΩ), and removing R30, R34, R36, R40 (value 20Ω), the board can be used with an AC coupled input signal (Figure 3). VA_M B-VBIAS R26 NS A-VIN A-VBIAS R25 NS R28 NS R27 NS R30 20 C21 R29 NS NS R31 NS J3 1 2 3 4 5 6 R33 NS C22 NS R34 20 R35 NS R36 20 C25 NS C26 NS R40 20 R37 NS R38 NS HEADER 6 B-VIN Figure 2: DC Coupled Input Configuration VA_M B-VBIAS R26 4.99K A-VIN A-VBIAS R25 R28 4.99K 4.99K R27 4.99K R30 NS C21 1UF C22 1UF R34 NS R31 NS J3 1 2 3 4 5 6 R29 4.99K R33 4.99K R35 4.99K R36 NS C25 1UF C26 1UF R40 NS R37 4.99K R38 NS HEADER 6 B-VIN Figure 3: AC Coupled Input Configuration The board was tested with several different capacitor configurations, and the best performance was found to occur when capacitors C37, C38, C39, C40 were not populated and only differential capacitors C31 and C32 were left in place. If your analog input signal has a great deal of common-mode noise, the user can populate C37, C38, C39, C40 with 470pF capacitors. 4 3.0 Quick Start The ADC122S625EB evaluation board may be used in the Stand-Alone mode to capture data with a logic analyzer or third party equipment, or it may be used in the Computer Mode with a WaveVision 4 Data Capture Board, referenced throughout the remainder of this document as WV4. In both cases, the data may be analyzed with the WaveVision 4 software. 3.1 Stand Alone Mode Refer to Figure 1 for locations of test points and major components. 1. Remove the jumper from JP12 and the oscillator Y2 from its socket. The SPI interface signals (CSB and SCLK) may be driven directly at J6 or with wires soldered to VIA5 and VIA6 (step 7). DOUT may also be monitored at J6 or with a wire at VIA7. Frequently, a Logic Analyzer with a built-in pattern generator is used to drive CSB and SCLK while monitoring the data output. It is necessary to remove Y2 because the presence of a second clock source could add noise to the conversion process. 2. Connect a clean analog (not switching) +5.0V power source with a 300mA current limit to the external power connector TP12. Ground TP13. 3. Place a shorting jumper across pins 1 & 2 of JP11 and turn on the power supply. 4. To analyze the performance of channel A, connect a differential signal across pins 1 & 3 of J3 (pin 2 is ground). Please note the evaluation board is assembled for a DCcoupled input source. To analyze channel B, connect your signal across pins 4 & 6 of J3 (pin 5 is ground). If the source has a 50 ohm output impedance, install a 51 ohm resistor at R31 or R38, depending on which channel you are using (match the source impedance with resistors R31 or R38). To accurately evaluate the performance of the ADC122S625, the source must be better than 90dB THD. 5. Select the 2.5V voltage reference as VREF by placing a shorting jumper across pins 2 & 3 of JP8. 6. If it is desirable to provide an external reference voltage, the jumper must be removed from JP8 and TP11 (VREF) may be driven directly. Refer to the datasheet for acceptable common mode voltage ranges for specific reference voltages. http://www.national.com 7. Apply the signals to control the SPI interface at J6 or VIA5 to VIA7. See the evaluation board schematic (Figure 10) or the J6 header pin out (Figure 5) for more details. 3.2 Computer Mode Refer to Figure 1 for locations of test points and major components. 1. Run the WV 4 program, version 4.4 or higher is required to interface to the WV4 board. While the program is loading, continue below. 2. Connect a USB cable between the WV4 board and the PC running the WaveVision 4 software. 3. Connect the J6 header on the ADC122S625 evaluation board to the J7 WV4 serial connector on the WV4 board. Refer to Figure 4 for the serial connection and Figure 5 for the J6 header pin out. 4. Connect a clean analog (not switching) +5.0V power source with a 300mA current limit to power connector J3 on the WV4 board. Ground the GND connector and turn on the power. 5. Connect a clean analog (not switching) +5.0V power source with a 300mA current limit to power connector TP12 on the ADC board. Ground pin TP13 and turn on the power. Place a shorting jumper between pins 1 & 2 of JP11 to power the board. LED D3 should be ON. Note: The evaluation board can also be powered directly from the WV4 board by placing a shorting jumper between pins 2 & 3 and removing the external supply. 6. Place an 8 MHz crystal oscillator into the socket at Y2 and place a shorting jumper between pins 1 & 2 of JP12. Alternatively, connect a signal generator to TP15 (CLK_IN) and place a shorting jumper between pins 2 & 3 of JP12 to use an external clock. 7. Place a shorting jumper across pins 2 & 3 of JP8, see table 1 for more details. 8. Perform step 4 of section 3.1 to drive the analog inputs. For information on changing the configuration of the analog input section, read section 2.0 Board Assembly for details. The board comes ready for a DC coupled differential input signal. 9. Perform step 5 or 6 of section 3.1 to select the reference voltage. 10. Refer to section 5.0 on Software Operation and Settings to setup WaveVision 4. Figure 4: WV4 to ADC122S625 Connection DOUT Figure 5: J6 (WV4S) Header Pin Out 5 http://www.national.com 4.0 Functional Description 4.2 ADC Reference Circuitry Table 1 describes the function of the various jumpers on the ADC122S625 evaluation board. The evaluation board schematic is shown in Figure 10. This evaluation board includes the option of selecting a fixed 2.5V reference voltage, VA, or an external voltage as the reference voltage. Select the 2.5V reference as VREF by shorting pins 2 & 3 of JP8 or select VA as VREF by shorting pins 1 & 2 of JP8. If it is desirable to provide an external reference voltage, the jumper must be removed from JP8 and TP11 may be driven directly. The recommended range for VREF is 1.0V to VA. Pins 1 & 2 Pins 2 & 3 JP8 Select VA as VREF Select +2.5V reg. as VREF JP11 Select +5.0V external supply Select +5.0V from J6 (WV4S) JP12 Select on-board clock OSC Y2 Select external clock from TP15 Jumper JP14 Enable OSC (not required) Table 1: Jumper Configurations 4.1 Analog Input Signal The input signal to be digitized can be a differential voltage or a single-ended signal. A differential signal can have a maximum value of +/-VREF and is applied across pins 1 & 3 of J3 for channel A and pins 4 & 6 of J3 for channel B. Pins 2 and 5 are grounds. A single-ended signal can have a maximum value of 2VREF and a minimum value of 0V. The signal may be applied to either the non-inverting or inverting input. The opposing input pin must be driven by a maximum voltage of VREF where VREF < VA / 2. R31 and R38 are terminating resistors for the input source. Since all sources do not have the same output impedance, those resistors are not populated. However, those resistors should be added by the user with the appropriate value that matches the source. When using an AC coupled input signal, DC biasing is required. DC biasing is available for inputs applied to J3 but is currently not populated on the board. Add 4.99 kΩ resistors to R27, R28, R29, R33 to achieve a VA/2 DC bias on channel A and add 4.99kΩ resistors to R25, R26, R35, R37 to achieve a VA/2 DC bias on channel B. Proper DC biasing will allow each input to swing the full range (-VREF/2 to +VREF/2) where VREF < VA. Dynamic input signals should be applied through a bandpass filter to eliminate the noise and harmonics commonly associated with signal sources. To accurately evaluate the performance of the ADC122S625, the source must be better than -90dBc THD. 6 4.3 SPI Interface 4.3.1 ADC Clock (SCLK) The clock frequency can range from 1.6MHz to 6.4MHz. The 4MHz crystal-based oscillator provided on the evaluation board is selected by shorting pins 1 & 2 of JP12. It is best to remove any external signal generator when using this oscillator to reduce any unnecessary noise. This board will also accept a clock signal from an external source by connecting that source to TP15 (CLK_IN) and shorting pins 2 & 3 of JP12. The input at TP15 is terminated by R45 (value 51Ω). To reduce any unnecessary noise, it is best to remove the oscillator at Y2 when using an external clock source. Regardless of the clock source selected by JP12, the clock signal is designed to be routed off the ADC122S625 evaluation board to the WV4 board. This assumes computer mode operation of the evaluation board. For applications utilizing the evaluation board in manual mode, the clock is applied directly at J6 or VIA6. 4.3.2 Digital Data Output (DOUT) The ADC122S625 takes two input signals (channel A and channel B) and outputs to a single data output line (DOUT). The output format is 2’s complement with channel A’s conversion result followed by channel B’s conversion result. The DOUT can be monitored at VIA7 or pin 5 of J6. In computer mode, the DOUT is by the use of the WV4 board and WaveVision 4 software. See the Evaluation Board schematic (Figure 10) and ADC122S625 datasheet for further details. 4.3.3 Chip Select Bar (CSB) The CSB pin may be monitored at VIA5 or pin 1 of J6. In computer mode, the CSB is provided by the WV4 board. In manual mode, the CSB should be driven directly at J6. The signal level for CSB needs to be CMOS compatible. See the ADC122S625 datasheet for logic threshold limits. http://www.national.com 4.4 Power Supply Connections In both the computer and manual modes, the analog supply voltage (VA) can range between +4.5V and +5.5V. Typical supply currents when applying an external supply to TP12, 5P0V_REM are as follows: • • • WaveVision 4.0 (USB) Number of Samples: 2K to 32K, as desired Data Format: Two’s Complement • for +4.5V - I = 9mA • for +5.5V - I = 11mA Note: A majority of this current is for powering devices external to the ADC122S625. When operating in the computer mode, the supply voltage for VA can be applied externally or supplied directly by the WV4 board through J6. The external supply voltage is selected by placing a shorting jumper across pins 1 & 2 of JP11 and applying a +5.0V power source with a 300mA current limit to TP12 and grounding TP13. To use the supply directly from the WV4 board, place a shorting jumper across pins 2 & 3 of JP11. For the best performance, use an external supply. The +3.3V required to power the EEPROM is obtained through J6 from the WV4 board. LED D4 on the evaluation board will be lit red indicating the EEPROM is powered. When operating in manual mode, always use an external supply. Apply a +5.0V power source with a current limit of 300mA to TP12 and ground TP13. Place a shorting jumper across pins 1 & 2 of JP11. 5.0 Software Operation and Settings The WaveVision 4 software is included with the WV4 board and the latest version can be downloaded for free from National's web site at http://www.national.com/adc. WaveVision software version 4.4 or later is required to evaluate this device with the WaveVision system. To install this software, follow the procedure in the WV4 Board User's Guide. Once the software is installed, run and set it up as follows: 1. Connect the WV4 board to the host computer with a USB cable. 2. From the WaveVision main menu, go to Settings and then Board Settings to open the System Settings window (Figure 6) and select the following: 7 Figure 6: System Settings window 3. Apply power as specified in Section 4.4, click on the "Test" button and await the firmware to download. 4. Click on the "Accept" button to close the System Settings window. 5. Select the channel to collect data from, either channel A, B, or A & B (Figure 7). 6. After the steps outlined in Section 3.2 are completed, click on ‘Acquire’ then ‘Samples’ from the Main Menu (you can also press the F1 shortcut key). If a dialog box opens, select ‘Discard’ or press the Escape (Esc) key to start collecting new samples. WaveVision main menu will display an output plot. Make sure there is no clipping of data samples. Click on the software histogram tab and ensure data does not exceed the limit of the device. The samples may be further analyzed by clicking on the magnifying glass icon, then clicking and dragging across a specific area of the plot for better data inspection (Figure 8). See the WaveVision 4 Board User's Guide for more details. http://www.national.com Figure 8: Software Histogram To view an FFT of the data captured, click on the ‘FFT’ tab. This plot may be zoomed in on the data plot. A display of dynamic performance parameters in the form of SINAD, SNR, THD, SFDR and ENOB will be displayed at the top right hand corner of the FFT plot (Figure 9). Typical values using a VREF = 2.5V and a Vin = 4.9 Vpp are: • • • • • SINAD: 71.594 SNR: 71.939 THD: -82.767 SFDR: 83.164 ENOB: 11.6 Figure 9: FFT Acquired data may be saved to a file. Plots may also be exported as graphics. See the Data Capture Board User's Guide for details. 8 http://www.national.com 6.0 Evaluation Board Specifications Board Size: Power Requirements: Clock Frequency Range: Differential Analog Input: 3.1" x 1.95" (7.9 cm x 5 cm) Min: +4.5V, Max: +5.5V, 10mA 13mA 1.6 MHz to 6.4 MHz +/- VREF 7.0 Test Points, Connectors, and Jumpers Test Points on the ADC122S625 Evaluation Board TP11: VREF VREF test point. Located at the top middle of the board. TP12: 5P0_REM 5.0V remote test point. Located at the lower left corner of the board. TP13: AGND Ground. Located at the lower left corner of the board. TP14: 3P3V 3.3V test point. Located at the middle right area of the board. TP15: CLK_IN Input Clock Signal. Located at the bottom right of the board. TP16: AGND Ground. Located at the bottom right of the board. TP17: AGND Ground. Located at the top middle of the board. Connectors on the ADC122S625 Evaluation Board J3: A-VIN and B-VIN 6 pin male header: Differential input for A and B. J6: WV4S 14 pin dual row right angle male header: Connects to WV4 board. Selection Jumpers on the ADC122S625 Evaluation Board (Refer to table 1 in Section 4.0 for configuration details) 9 JP8: VREF SELECT Selects reference source for VREF. JP11: VA SELECT Selects VA (externally or from the WV4 board). JP12: CLK SELECT Selects clock source (on-board oscillator or external source). http://www.national.com 1 2 3 4 5 6 A-VIN R31 NS R38 NS 20 NS NS R30 20 C21 C22 R34 C26 C25 20 NS NS R36 20 R40 B-VBIAS R26 NS R25 NS VA_M R28 NS A-VBIAS R27 NS R29 NS R33 NS NS R35 NS R37 C18 10uF U4 NC 5 LM4132-2.5 VREF 1 C31 VREF TP11 TP17 AGND 1 VA_M VREF SELECT JP8 VREF SELECTION NS VA_M NS 4 C37 NS AGND C19 10uF 470pF + C20 0.1uF VA_M 1 2 3 4 5 AIN- AIN+ VREF GND VA DOUT SCLK CSb 6 7 8 9 U5 ADC122S655-MSOP10 10 BIN- R39 510 D3 R32 C23 VA RED LED 5P0V_M 100 0.1uF Y2 OSC (THROUGH-HOLE) 1 0.1uF C27 VA_M BIN+ 5P0V_M JP11 VA SELECTION VA SELECTION JP12 CLK SELECT OE CSB VIA5 VA_M + C24 10uF SCLK DOUT VIA6 VIA7 CSB SCLK DOUT CLKSEND_M 1 1 VIN C38 NS 470pF 51 OUT 1 GND EN C39 C32 1 R41 NS 8 JP14 OSC ENABLE 1 2 3 C40 AGND R43 CLK SELECT CLKSEND_M NS TP13 AGND 1 TP12 5P0V_REM 5P0V_REMOTE R42 3P3V_M C30 0 CLK_IN 3 TP15 CLK_IN R45 51 1 TP16 AGND 1 5 3 1 10 8 6 4 2 CSB_M 7 12 J6 WV4S SCLK_M 9 SDA_M DOUT_M 11 14 3P3V_M 3P3V_M C29 0.1uF WV4S SCL_M 5P0V_M 13 3P3V TP14 3P3V R47 200 RED LED 3P3VD4 1 1 2 3 3 2 1 3P3V_M U6 24C02 http://www.national.com 10 6 SDA 5 GND 4 SCL 7 A2 3 WP 8 VCC A1 2 A0 1 14 VDD GND 7 2 1 J3 HEADER 6 B-VIN + 8.0 Hardware Schematic Figure 10: ADC122S625 Evaluation Board Schematic 9.0 Evaluation Board Layers Figure 11: ADC122S625 Evaluation Board: All Layers with Silk Screen Figure 12: ADC122S625 Evaluation Board: Top Layer Figure 13: ADC122S625 Evaluation Board: Bottom Layer 11 http://www.national.com 10.0 Evaluation Board Bill of Materials Qty. Reference PCB Footprint Source Source Part # Rating C18,C19,C24 4 C20,C23,C27,C29 21 JP14,C21,C22,R25,C25, R26,C26,R27,R28,R29, R31,R33,R35,R37,R38, R42,R43,C37,C38,C39, C40 1 C30 sm/c_1206 50V 0 2 C31,C32 sm/c_0603 50V 470pF 2 D3,D4 sm/led_21 12 sm/ct_3216_12 Value 3 10uF sm/c_0603 50V 0.1uF NS Digikey 516-1440-1-ND RED LED 1 JP8 blkcon.100/vh/tm1sq/w.100/3 Digikey S1011E-36-ND VREF SELECT 1 JP11 blkcon.100/vh/tm1sq/w.100/3 Digikey S1011E-36-ND VA SELECTION 1 JP12 blkcon.100/vh/tm1sq/w.100/3 Digikey S1011E-36-ND CLK SELECT 1 J3 blkcon.100/vh/tm1sq/w.100/6 Digikey S1011E-36-ND HEADER 6 1 J6 blkcon/2mm/ra/tm2oe/w2mm/14 Digikey S5803-21-ND WV4S 4 R30,R34,R36,R40 sm/r_0805 20 1 R32 sm/r_0805 100 1 R39 sm/r_0805 510 2 R41,R45 sm/r_0805 51 1 R47 sm/r_0805 1 TP11 TP_500X/40/W_CASE 1 TP12 TP_500X/40/W_CASE 3 TP13,TP16,TP17 TP_500X/40/W_CASE 200 Digikey 5003K-ND VREF Digikey 5003K-ND 5P0V_REM Digikey 5011K-ND AGND 1 TP14 TP_500X/40/W_CASE Digikey 5003K-ND 3P3V 1 TP15 TP_500X/40/W_CASE Digikey 5003K-ND CLK_IN 1 U4 sm/sot23-5 LM4132-2.5 1 U5 SOG.50M/10/WG4.80/L3.00 ADC122S625MSOP10 1 U6 sog.050/8/wg.244/l.200 24C02 1 VIA5 tp_37/60 Digikey NS CSB 1 VIA6 tp_37/60 Digikey NS SCLK 1 VIA7 tp_37/60 Digikey NS 1 Y2 crystal_socket Digikey A400-ND DOUT OSC (THROUGHHOLE) http://www.national.com BY USING THIS PRODUCT, YOU ARE AGREEING TO BE BOUND BY THE TERMS AND CONDITIONS OF NATIONAL SEMICONDUCTOR'S END USER LICENSE AGREEMENT. DO NOT USE THIS PRODUCT UNTIL YOU HAVE READ AND AGREED TO THE TERMS AND CONDITIONS OF THAT AGREEMENT. IF YOU DO NOT AGREE WITH THEM, CONTACT THE VENDOR WITHIN TEN (10) DAYS OF RECEIPT FOR INSTRUCTIONS ON RETURN OF THE UNUSED PRODUCT FOR A REFUND OF THE PURCHASE PRICE PAID, IF ANY. The ADC122S625 Evaluation Board is intended for product evaluation purposes only and is not intended for resale to end consumers, is not authorized for such use and is not designed for compliance with European EMC Directive 89/336/EEC, or for compliance with any other electromagnetic compatibility requirements. National Semiconductor Corporation does not assume any responsibility for use of any circuitry or software supplied or described. No circuit patent licenses are implied. LIFE SUPPORT POLICY NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com National Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 699508 6208 English Tel: +49 (0) 870 24 0 2171 French Tel: +49 (0) 141 91 8790 2. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email:sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507 www.national.com National does not assume any responsibility for any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications. 13 http://www.national.com IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed. TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications. In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms. No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use. Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements. Products Applications Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com Energy and Lighting www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic logic.ti.com Security www.ti.com/security Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID www.ti-rfid.com OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com Wireless Connectivity www.ti.com/wirelessconnectivity Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated