ADS58C48
www.ti.com
SLAS689 – MAY 2010
Quad Channel IF Receiver with SNRBoost 3G
Check for Samples: ADS58C48
FEATURES
DESCRIPTION
•
•
The ADS58C48 is a quad channel 11-bit A/D
converter with sampling rate up to 200 MSPS. It uses
innovative design techniques to achieve high dynamic
performance, while consuming extremely low power
at 1.8V supply. This makes it well-suited for
multi-carrier, wide band-width communications
applications.
1
•
•
•
•
•
•
•
Maximum Sample Rate: 200 MSPS
High Dynamic Performance
– SFDR 82 dBc at 140 MHz
– 72.3 dBFS SNR in 60 MHz BW Using
SNRBoost 3G technology
SNRBoost 3G Highlights
– Supports Wide Bandwidth up to 60 MHz
– Programmable Bandwidths – 60 MHz, 40
MHz, 30 MHz, 20 MHz
– Flat Noise Floor within the Band
– Independent SNRBoost 3G Coefficients for
Every Channel
Output Interface
– Double Data Rate (DDR) LVDS with
Programmable Swing and Strength
– Standard Swing: 350 mV
– Low Swing: 200 mV
– Default Strength: 100-Ω Termination
– 2x Strength: 50-Ω Termination
– 1.8V Parallel CMOS Interface Also
Supported
Ultra-Low Power with Single 1.8-V Supply
– 0.9-W Total Power
– 1.32-W Total Power (200 MSPS) with
SNRBoost 3G on all 4 Channels
– 1.12-W Total Power (200 MSPS) with
SNRBoost 3G on 2 Channels
Programmable Gain up to 6dB for SNR/SFDR
Trade-Off
DC Offset Correction
Supports Low Input Clock Amplitude
80-TQFP Package
The ADS58C48 uses third-generation SNRBoost 3G
technology to overcome SNR limitation due to
quantization noise (for bandwidths < Nyquist, Fs/2).
Enhancements in the SNRBoost 3G technology allow
support for SNR improvements over wide bandwidths
(up to 60 MHz). In addition, separate SNRBoost 3G
coefficients can be programmed for each channel.
The device has digital gain function that can be used
to improve SFDR performance at lower full-scale
input ranges. It includes a dc offset correction loop
that can be used to cancel the ADC offset.
The digital outputs of all channels are output as DDR
LVDS (Double Data Rate) together with an LVDS
clock output. The low data rate of this interface (400
Mbps at 200 MSPS sample rate) makes it possible to
use low-cost FPGA-based receivers. The strength of
the LVDS output buffers can be increased to support
50-Ω differential termination. This allows the output
clock signal to be connected to two separate receiver
chips with an effective 50-Ω termination (such as the
two clock ports of the GC5330).
The same digital output pins can also be configured
as a parallel 1.8-V CMOS interface.
It includes internal references while the traditional
reference pins and associated decoupling capacitors
have been eliminated. The device is specified over
the industrial temperature range (–40°C to 85°C).
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2010, Texas Instruments Incorporated
ADS58C48
GND
DRVDD
www.ti.com
AVDD
SLAS689 – MAY 2010
CHANNEL D
CHD_P/M
Digital Processing
Block
CHD_P/M
IND_P
14 bit
ADC
CHD_P/M
SNRBoost
11 bit
IND_M
DDR
SERIALIZER
CHD_P/M
CHD_P/M
CHD_P/M
CHANNEL C
CHC_P/M
Digital Processing
Block
CHC_P/M
INC_P
14 bit
ADC
SNRBoost
11 bit
INC_M
CHC_P/M
DDR
SERIALIZER
CHC_P/M
CHC_P/M
CHC_P/M
CLKP
CLKM
OUTPUT
CLOCK
BUFFER
CLOCKGEN
CHANNEL B
CHB_P/M
Digital Processing
Block
CHB_P/M
INB_P
14 bit
ADC
CLKOUTP/M
SNRBoost
11 bit
INB_M
CHB_P/M
DDR
SERIALIZER
CHB_P/M
CHB_P/M
CHB_P/M
CHANNEL A
CHA_P/M
Digital Processing
Block
CHA_P/M
INA_P
14 bit
ADC
CHA_P/M
SNRBoost
11bit
INA_M
DDR
SERIALIZER
CHA_P/M
CHA_P/M
CHA_P/M
CONTROL
INTERFACE
ADS58C48
SDOUT
RESET
SCLK
SEN
SDATA
REFERENCE
SNRB_1
SNRB_2
PDN
CM
B0397-01
Figure 1. ADS58C48 Block Diagram (LVDS interface)
2
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
PACKAGE/ORDERING INFORMATION (1)
PRODUCT
PACKAGELEAD
PACKAGE
DESIGNATOR
SPECIFIED
TEMPERATURE
RANGE
ADS58C48
TQFP-80
PFP
–40°C to 85°C
(1)
(2)
ECO PLAN
(2)
GREEN (RoHS
and no Sb/Br)
LEAD/BALL
FINISH
PACKAGE
MARKING
Cu NiPdAu
ADS58C48I
ORDERING
NUMBER
TRANSPORT
MEDIA,
QUANTITY
ADS58C48IPFP
Tray
ADS58C48IPFPR
Tape & reel
For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the
device product folder at www.ti.com
Eco Plan is the planned eco-friendly classification. Green (RoHS, no Sb/Br): TI defines Green to mean Pb-Free (RoHS compatible) and
free of Bromine- (Br) and Antimony- (Sb) based flame retardants. Refer to the Quality and Lead-Free (Pb-Free) Data web site for more
information
ABSOLUTE MAXIMUM RATINGS (1)
over operating free-air temperature range (unless otherwise noted)
VALUE
UNIT
Supply voltage range, AVDD
–0.3 V to 2.1 V
V
Supply voltage range, DRVDD
–0.3 V to 2.1 V
V
Voltage between AGND and DRGND
–0.3 V to 0.3 V
V
Voltage between AVDD to DRVDD (when AVDD leads DRVDD)
–2.4 V to +2.4 V
V
Voltage between DRVDD to AVDD (when DRVDD leads AVDD)
–2.4 V to +2.4 V
V
–0.3 V to minimum ( 1.9, AVDD + 0.3 V )
V
Voltage applied to input pins
INP, INM
CLKP, CLKM (2)
-0.3 V to AVDD + 0.3 V
RESET, SCLK, SDATA, SEN, SNRB_1,
SNRB_2, PDN
Operating free-air temperature range, TA
Operating junction temperature range, TJ
Storage temperature range, Tstg
ESD, human body model
(1)
(2)
–0.3 V to 3.9 V
–40 to 85
°C
125
°C
–65 to 150
°C
2
kV
Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating
conditions is not implied. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.
When AVDD is turned off, it is recommended to switch off the input clock (or ensure the voltage on CLKP, CLKM is < |0.3V|. This
prevents the ESD protection diodes at the clock input pins from turning on.
THERMAL CHARACTERISTICS (1)
over operating free-air temperature range (unless otherwise noted)
PARAMETER
(1)
(2)
(3)
RqJA
(2)
RqJC
(3)
TEST CONDITIONS
TYPICAL VALUE
UNIT
24
°C/W
Soldered thermal pad, 200 LFM
16
°C/W
Bottom of package (thermal pad)
0.3
°C/W
Soldered thermal pad, no airflow
With a JEDEC standard high K board and 5x5 via array. See the Exposed Pad section in the Application Information.
RqJA is the thermal resistance from the junction to ambient
RqJC is the thermal resistance from the junction to the thermal pad.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
3
ADS58C48
SLAS689 – MAY 2010
www.ti.com
RECOMMENDED OPERATING CONDITIONS
over operating free-air temperature range (unless otherwise noted)
MIN
NOM
MAX
UNIT
Analog supply voltage, AVDD
1.7
1.8
1.9
V
Digital supply voltage, DRVDD
1.7
1.8
1.9
V
SUPPLIES
ANALOG INPUTS
Differential input voltage range
2
Input common-mode voltage
VPP
VCM ±0.05
V
(1)
400
MHz
Maximum analog input frequency with 1-V pp input amplitude (1)
600
MHz
Maximum analog input frequency with 2-V pp input amplitude
CLOCK INPUT
Input clock sample rate
1
Input clock amplitude differential
(VCLKP - VCLKM)
Sine wave, ac-coupled
0.2
200
MSPS
1.5
Vpp
LVPECL, ac-coupled
1.6
Vpp
LVDS, ac-coupled
0.7
Vpp
3.3
V
LVCMOS, single-ended, ac-coupled
Input clock duty cycle
50%
DIGITAL OUTPUTS
Maximum external load capacitance from
each output pin to DRGND CLOAD
Default strength
Maximum strength
Differential load resistance between the LVDS output pairs (LVDS mode), RLOAD
HIGH PERFORMANCE MODES
5
pF
10
pF
100
Ω
(2) (3)
High perf mode
Set this register bit to get best performance across Register address = 0x03,
sample clock and input signal frequencies
data = 0x03
High freq mode
Set these register bits for high input signal
frequencies (> 200 MHz)
Register address = 0x4A,
data = 0x01
Register address = 0x58,
data = 0x01
Register address = 0x66,
data = 0x01
Register address = 0x74,
data = 0x01
Operating free-air temperature, TA
(1)
(2)
(3)
4
–40
85
°C
See the THEORY OF OPERATION section in the Application Information
It is recommended to use these modes to get best performance.
See the SERIAL INTERFACE section for details on register programming.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
ELECTRICAL CHARACTERISTICS
Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, 50% clock duty cycle, –1
dBFS differential analog input, LVDS and CMOS interfaces unless otherwise noted.
MIN and MAX values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, DRVDD = 1.8 V
PARAMETER
TEST CONDITIONS
MIN
TYP
Resolution
MAX
11
UNIT
bits
ANALOG INPUTS
Differential input voltage range
2
Vpp
0.75
kΩ
Differential input capacitance (at 200 MHz, see
Figure 53)
3.7
pF
Analog input bandwidth
550
MHz
Analog input common mode current (per input pin
of each channel)
0.8
µA/MSPS
Differential input resistance (at 200 MHz, see
Figure 52)
VCM common mode voltage output
0.95
VCM output current capability
V
4
mA
POWER SUPPLY
IAVDD
Analog supply current
IDRVDD
Output buffer supply current LVDS interface
350-mV LVDS swing with 100-Ω
external termination after reset.
290
330
mA
207
230
mA
Analog power
522
mW
Digital power LVDS interface
373
mW
Global power down
30
mW
ELECTRICAL CHARACTERISTICS
Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, 50% clock duty cycle, –1
dBFS differential analog input, LVDS and CMOS interfaces unless otherwise noted.
MIN and MAX values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, DRVDD = 1.8 V
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
1.2
LSB
2.0
LSB
DC ACCURACY
DNL
Differential non-linearity
Fin = 170 MHz
–0.9
INL
Integral non-linearity
Fin = 170 MHz
–2.0
Offset error
Specified across devices and across channels
within a device
–25
25
mV
–2.5
2.5
%FS
±1.0
There are two sources of gain error – internal reference inaccuracy and channel gain error
Gain error due to internal reference
inaccuracy alone
Specified across devices and across channels
within a device
Gain error of channel alone (1)
Specified across devices and across channels
within a device
Channel gain error temperature
coefficient
(1)
–0.1% –1.0%
0.001
Δ%/°C
This is specified by design and characterization; it is not tested in production.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
5
ADS58C48
SLAS689 – MAY 2010
www.ti.com
Table 1. SNR Enhancement with SNRBoost 3G Enabled (1)
SNR WITHIN SPECIFIED BANDWIDTH (dBFS)
BANDWIDTH,
MHz
IN DEFAULT MODE
(SNRBoost 3G Disabled)
MIN
(1)
(2)
(3)
TYP
MAX
WITH SNRBoost 3G ENABLED (2) (3)
MIN
TYP
60
68
69.7
72.3
40
69.8
71.8
74.5
30
71
72.8
75.4
20
72.8
74.4
76.8
MAX
SNRBoost 3G bath-tub centered at (3/4)xFs, -2 dBFS input applied at Fin = 140 MHz, sampling
frequency = 200 MSPS
Using suitable filters. See note on SNRBoost 3G in the SNR ENHANCEMENT USING SNRBOOST
section.
Specified by characterization.
ELECTRICAL CHARACTERISTICS
Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, 50% clock duty cycle, –1
dBFS differential analog input, SNRBoost disabled, LVDS and CMOS interfaces unless otherwise noted.
MIN and MAX values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, DRVDD = 1.8 V
PARAMETER
SNR
Signal to noise ratio,
LVDS
TEST CONDITIONS
MIN
66.7
Fin = 100 MHz
66.5
Fin = 170 MHz
SINAD
Signal to noise and distortion ratio
65
66.6
Fin = 100 MHz
66.4
64
84
Fin = 100 MHz
84
THD
Total harmonic distortion
70.5
81.5
Fin = 100 MHz
82.5
HD2
Second harmonic distortion
70
88
Fin = 100 MHz
86
70.5
Fin = 20 MHz
70.5
Fin = 20 MHz
dBc
dBc
80
90
Fin = 100 MHz
dBc
89
Fin = 170 MHz
76.5
IMD
2-tone inter-modulation distortion
F1 = 185 MHz, F2 = 190 MHZ, each tone at –7 dBFS
Input overload recovery
Recovery to within 1% (of final value) for 6-dB overload with sine
wave input
Crosstalk
With a full-scale 170MHz aggressor signal
applied and no input on the victim channel
PSRR
AC power supply rejection ratio
For 50-mVpp signal on AVDD supply
6
dBc
84
Fin = 170 MHz
Worst Spur
Other than second, third harmonics
dBc
82
84
Fin = 100 MHz
dBFS
78
Fin = 20 MHz
Fin = 170 MHz
HD3
Third harmonic distortion
dBFS
80
Fin = 20 MHz
Fin = 170 MHz
UNITS
65.9
Fin = 20 MHz
Fin = 170 MHz
MAX
66.1
Fin = 20 MHz
Fin = 170 MHz
SFDR
Spurious free dynamic range
TYP
Fin= 20 MHz
88
83
dBFS
1
clock
cycles
Far channel
98
dB
Near channel
83
Submit Documentation Feedback
25
dB
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
DIGITAL CHARACTERISTICS
The DC specifications refer to the condition where the digital outputs are not switching, but are permanently at a valid logic
level 0 or 1. AVDD = 1.8 V, DRVDD = 1.8 V
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
DIGITAL INPUTS – RESET, SCLK, SDATA, SEN, SNRB_1, SNRB_2 and PDN
High-level input voltage
RESET, SCLK, SDATA and SEN support
1.8 V and 3.3 V CMOS logic levels.
Low-level input voltage
1.3
V
0.4
V
High-level input
current
SDATA, SCLK (1)
VHIGH = 1.8 V
10
µA
SEN (2)
VHIGH = 1.8 V
0
µA
Low-level input
current
SDATA, SCLK
VLOW = 0 V
0
µA
SEN
VLOW = 0 V
–10
µA
DIGITAL OUTPUTS – CMOS INTERFACE (CHx_Dn, SDOUT)
High-level output voltage
DRVDD – 0.1
Low-level output voltage
DRVDD
0
V
0.1
V
DIGITAL OUTPUTS – LVDS INTERFACE (CHxP/M, CLKOUTP/M)
VODH, High-level output voltage (3)
Standard swing LVDS
275
350
425
mV
VODL, Low-level output voltage (3)
Standard swing LVDS
–425
–350
–275
mV
VODH, High-level output voltage (3)
Low swing LVDS (4)
VODL, Low-level output voltage
(3)
Low swing LVDS
200
(4)
–200
VOCM, Output common-mode voltage
(1)
(2)
(3)
(4)
mV
0.9
1.05
mV
1.25
V
SDATA, SCLK have internal 170-kΩ pull-down resistor.
SEN has internal 170-kΩ pull-up resistor to AVDD.
With external 100-Ω termination.
See the LVDS Output Data and Clock Buffers section in the Application Information.
DAP/DBP
Dn_Dn+1_P
Logic 0
VODL*
Logic 1
VODH*
Dn_Dn+1_M
DAM/DBM
VOCM
V
GND
GND
* With external 100-W termination
T0334-03
Figure 2. LVDS Output Voltage Levels
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
7
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TIMING CHARACTERISTICS – LVDS AND CMOS MODES
(1)
Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, sine wave input clock, CLOAD =
5 pF (2), RLOAD = 100 Ω (3), unless otherwise noted.
MIN and MAX values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, DRVDD = 1.7 V to
1.9 V.
PARAMETER
ta
TEST CONDITIONS
Aperture delay
tj
Aperture delay matching
Between the 4 channels of the same device
Variation of aperture delay
Between two devices at same temperature and
DRVDD supply
MIN
TYP
MAX
0.5
0.8
1.1
Aperture jitter
Wake-up time
Time to valid data after coming out of STANDBY
mode
Time to valid data after coming out of GLOBAL
power down mode
ADC latency
DDR LVDS MODE
(4)
UNIT
ns
±70
ps
±150
ps
140
fs rms
5
25
µs
100
500
µs
Time to valid data after stopping and restarting the
input clock
50
µs
Default latency after reset, DIGITAL MODE1=0,
DIGITAL MODE2=0
10
Clock
cycles
SNRBoost only enabled, DIGITAL MODE1=0,
DIGITAL MODE2=1
11
Clock
cycles
SNRBoost, Gain and Offset corr enabled, DIGITAL
MODE1=1, DIGITAL MODE2=0 or 1
18
Clock
cycles
(5)
tsu
Data setup time (6)
Data valid (6) to zero-crossing of CLKOUTP
th
Data hold time (6)
Zero-crossing of CLKOUTP to data becoming
invalid (6)
tPDI
Clock propagation delay
Input clock rising edge cross-over to output clock
rising edge cross-over
1 MSPS ≤ Sampling frequency ≤ 200 MSPS
Variation of tPDI
Between two devices at same temperature and
DRVDD supply
LVDS bit clock duty cycle
Duty cycle of differential clock,
(CLKOUTP-CLKOUTM)
1 MSPS ≤ Sampling frequency ≤ 200 MSPS
tRISE,
tFALL
Data rise time, Data fall time
Rise time measured from –100 mV to +100 mV
Fall time measured from +100 mV to –100 mV
1MSPS ≤ Sampling frequency ≤ 200 MSPS
0.14
ns
tCLKRISE,
tCLKFALL
Output clock rise time,
Output clock fall time
Rise time measured from –100 mV to +100 mV
Fall time measured from +100 mV to –100 mV
1 MSPS ≤ Sampling frequency ≤ 200 MSPS
0.18
ns
0.5
1.1
ns
0.35
0.70
ns
4.5
6
7.5
±0.8
45%
50%
ns
ns
55%
PARALLEL CMOS MODE
tSTART
Input clock to data delay
Input clock falling edge cross-over to start of data
valid (7)
tDV
Data valid time
Time interval of data valid (7)
Output clock duty cycle
Duty cycle of output clock, CLKOUT
1 MSPS ≤ Sampling frequency ≤ 150 MSPS
Data rise time,
Data fall time
Rise time measured from 20% to 80% of DRVDD
Fall time measured from 80% to 20% of DRVDD
1 ≤ Sampling frequency ≤ 200 MSPS
tRISE ,
tFALL
(1)
(2)
(3)
(4)
(5)
(6)
(7)
8
–0.40
3.2
3.8
ns
ns
45%
0.6
ns
Timing parameters are ensured by design and characterization and not tested in production.
CLOAD is the effective external single-ended load capacitance between each output pin and ground
RLOAD is the differential load resistance between the LVDS output pair.
At higher frequencies, tPDI is greater than one clock period and overall latency = ADC latency + 1.
Measurements are done with a transmission line of 100-Ω characteristic impedance between the device and the load. Setup and hold
time specifications take into account the effect of jitter on the output data and clock.
Data valid refers to LOGIC HIGH of +100.0 mV and LOGIC LOW of –100.0 mV.
Data valid refers to LOGIC HIGH of 1.26 V and LOGIC LOW of 0.54 V
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TIMING CHARACTERISTICS – LVDS AND CMOS MODES
(1)
(continued)
Typical values are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, sampling frequency = 200 MSPS, sine wave input clock, CLOAD =
5 pF (2), RLOAD = 100 Ω (3), unless otherwise noted.
MIN and MAX values are across the full temperature range TMIN = –40°C to TMAX = 85°C, AVDD = 1.8 V, DRVDD = 1.7 V to
1.9 V.
PARAMETER
tCLKRISE,
tCLKFALL
TEST CONDITIONS
Output clock rise time
Output clock fall time
MIN
TYP
Rise time measured from 20% to 80% of DRVDD
Fall time measured from 80% to 20% of DRVDD
1 ≤ Sampling frequency ≤ 150 MSPS
MAX
UNIT
0.6
ns
Table 2. LVDS Timings Across Sampling Frequencies
SETUP TIME, ns
SAMPLING FREQUENCY, MSPS
MIN
TYP
185
0.7
170
150
125
HOLD TIME, ns
MAX
MIN
TYP
1.30
0.35
0.70
0.9
1.55
0.35
0.70
1.2
1.9
0.35
0.70
1.9
2.6
0.35
0.70
MAX
Table 3. CMOS Timings Across Sampling Frequencies
TIMINGS SPECIFIED WITH RESPECT TO INPUT CLOCK
SAMPLING FREQUENCY
MSPS
tSTART, ns
MIN
TYP
DATA VALID TIME, ns
MAX
MIN
TYP
185
–1.4
3.6
4.2
170
–2.8
4.2
4.7
150
–4.6
4.8
5.4
125
1.0
6.2
6.8
MAX
TIMINGS SPECIFIED WITH RESPECT TO CLKOUT
SAMPLING FREQUENCY
MSPS
SETUP TIME, ns
tPDI, CLOCK PROPAGATION
DELAY, ns (1)
HOLD TIME, ns
MIN
TYP
MIN
TYP
150
2.0
2.8
MAX
2.0
2.8
125
2.6
3.5
2.6
3.5
80
4.8
5.8
4.8
5.8
MAX
80 to 150
(1)
MIN
TYP
MAX
5
6.5
8
At higher frequencies, tPDI is greater than one clock period and overall latency = ADC latency + 1.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
9
ADS58C48
SLAS689 – MAY 2010
www.ti.com
Sample
N+3
N+2
N+1
N+4
N+11
N+12
N+10
N
INPUT
ta
SIGNAL
CLKP
INPUT
CLOCK
CLKM
CLKOUTM
CLKOUTP
LVDS
tPDI
th
tSU
DDR
10 clock cycles *
OUTPUT DATA
O
E
O
E
O
E
O
E
E
O
O
E
O
E
O
E
E
O
E
O
CHx_P, CHx_M
N-10
N-9
N-8
N-7
N-6
N+1
N
N+2
tPDI
CLKOUT
tSU
PARALLEL
th
10 clock cycles *
CMOS
OUTPUT DATA
N-10
N-9
N-8
N-7
N-1
N
1) ADC latency after reset, At higher sampling frequencies, tPDI > 1 clock cycle which then makes the overall latency = ADC latency + 1.
2) E – Even bits D0, D2, D4…, O – Odd bits D1, D3, D5...
Figure 3. Latency Diagram
Input
Clock
CLKM
CLKP
tPDI
Output
Clock
CLKOUTM
CLKOUTP
th
tsu
tsu
Output
Data Pair
CHxP/M
th
Dn
(1)
Dn+1
1. Dn - Bits D0,D2,D4...
2. Dn +1 - Bits D1,D3,D5...
(2)
T0106-08
Figure 4. LVDS Mode Timing
10
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
Input
Clock
CLKM
CLKP
tPDI
Output
Clock
CLKOUT
th
tsu
Output
Data
Input
Clock
CHx_Dn
Dn
(1)
CLKP
CLKM
tSTART
tDV
Output
Data
CHx_Dn
Dn
(1)
1. Dn - Bits D0,D1,D2... of channel A,B,C, and D
T0107-07
Figure 5. CMOS Mode Timing
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
11
ADS58C48
SLAS689 – MAY 2010
www.ti.com
DEVICE CONFIGURATION
ADS58C48 has several modes that can be configured using a serial programming interface, as described below.
In addition, the device has three dedicated parallel pins for controlling common functions such as power down
and SNRBoost 3G control.
The functions controlled by each parallel pin are described below.
Table 4. PDN (Digital Control Pin)
VOLTAGE APPLIED
ON PDN
STATE OF REGISTER BIT
DESCRIPTION
0
X
Normal operation
HIGH
0
All channel ADCs are put in STANDBY mode (with internal references powered
down). This is an intermediate power down mode, with quick wake-up time.
HIGH
1
Device is put in global power down (all channel ADCs, references and output
buffers) drawing minimum power, with slow wake-up time.
Table 5. SNRB_1 (Digital Control Pin)
VOLTAGE APPLIED
ON SNRB_1
DESCRIPTION
LOW
SNRBoost 3G mode OFF for channels C and D
HIGH
SNRBoost 3G mode ON for channels C and D
Table 6. SNRB_2 (Digital Control Pin)
VOLTAGE APPLIED
ON SNRB_2
DESCRIPTION
LOW
SNRBoost 3G mode OFF for channels A and B
HIGH
SNRBoost 3G mode ON for channels A and B
SERIAL INTERFACE
The ADC has a set of internal registers, which can be accessed by the serial interface formed by pins SEN
(Serial interface Enable), SCLK (Serial Interface Clock) and SDATA (Serial Interface Data).
When SEN is low,
• Serial shift of bits into the device is enabled.
• Serial data (on SDATA pin) is latched at every falling edge of SCLK.
• The serial data is loaded into the register at every 16th SCLK falling edge.
In case the word length exceeds a multiple of 16 bits, the excess bits are ignored. Data can be loaded in multiple
of 16-bit words within a single active SEN pulse.
The first 8 bits form the register address and the remaining 8 bits are the register data. The interface can work
with SCLK frequency from 20 MHz down to very low speeds (few Hertz) and also with non-50% SCLK duty
cycle.
Register Initialization
After power-up, the internal registers MUST be initialized to their default values. This can be done in one of two
ways –
1. through hardware reset by applying a high-going pulse on RESET pin (of width greater than 10ns) as shown
in Figure 6
OR
2. By applying software reset. Using the serial interface, set the bit (D1 in register 0x00) to HIGH.
This initializes internal registers to their default values and then self-resets the bit to low. In this
case the RESET pin is kept low.
12
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
Register Address
SDATA
A7
A6
A5
A4
A3
A2
Register Data
A1
A0
D7
D6
t(SCLK)
D5
D4
D3
D2
D1
D0
t(DH)
t(DSU)
SCLK
t(SLOADH)
t(SLOADS)
SEN
RESET
T0109-01
Figure 6. Serial Interface Timing
SERIAL INTERFACE TIMING CHARACTERISTICS
Typical values at 25°C, min and max values across the full temperature range TMIN = –40°C to TMAX = 85°C,
AVDD = 1.8 V, DRVDD = 1.8 V, unless otherwise noted.
PARAMETER
MIN
> DC
TYP
MAX
UNIT
20
MHz
fSCLK
SCLK frequency (= 1/ tSCLK)
tSLOADS
SEN to SCLK setup time
25
ns
tSLOADH
SCLK to SEN hold time
25
ns
tDS
SDATA setup time
25
ns
tDH
SDATA hold time
25
ns
Serial Register Readout
The device includes an option where the contents of the internal registers can be read back. This may be useful
as a diagnostic check to verify the serial interface communication between the external controller and the ADC.
a. First, set register bit = 1 to put the device in serial readout mode. This disables any further
writes into the registers, EXCEPT the register at address 0. Note that the bit is also located in
register 0. The device can exit readout mode by writing to 0.
b. Also, only the contents of register at address 0 cannot be read in the register readout mode
c. Initiate a serial interface cycle specifying the address of the register (A7 – A0) whose content has to be read.
d. The device outputs the contents (D15 – D0) of the selected register on the SDOUT pin
e. The external controller can latch the contents at the falling edge of SCLK.
f. To enable register writes, reset register bit = 0.
The serial register readout works with CMOS and LVDS interfaces.
When is disabled, SDOUT pin is in high-impedance state.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
13
ADS58C48
SLAS689 – MAY 2010
www.ti.com
A) Enable serial readout ( = 1)
REGISTER DATA (D7:D0) = 0x01
REGISTER ADDRESS (A7:A0) = 0x00
SDATA
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
SCLK
SEN
Pin SDOUT is in high impedance state
SDOUT
B) Read contents of register 0x45.
This register has been initialized with 0x04
(device is in global power down mode)
REGISTER DATA (D7:D0) = XX (don’t care)
REGISTER ADDRESS (A7:A0) = 0x45
SDATA
A7
A6
A5
A4
A3
A2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
0
1
0
0
SCLK
SEN
SDOUT
Pin SDOUT functions as serial readout ( = 1)
Figure 7. Serial Readout
14
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
RESET TIMING
Typical values at 25°C, min and max values across the full temperature range TMIN = –40°C to TMAX = 85°C,
unless otherwise noted.
PARAMETER
TEST CONDITIONS
MIN
t1
Power-on delay
Delay from power-up of AVDD and DRVDD to RESET pulse active
t2
Reset pulse width
Pulse width of active RESET signal
TYP
MAX
1
ms
10
ns
1
t3
Register write delay
Delay from RESET disable to SEN active
UNIT
100
µs
ns
Power Supply
AVDD, DRVDD
t1
RESET
t2
t3
SEN
T0108-01
NOTE: A high-going pulse on RESET pin is required in serial interface mode in case of initialization through hardware reset.
Figure 8. Reset Timing Diagram
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
15
ADS58C48
SLAS689 – MAY 2010
www.ti.com
SERIAL REGISTER MAP
Table 7. Summary of Functions Supported by Serial Interface (1)
REGISTER
ADDRESS
REGISTER DATA
A7–A0 IN
HEX
D7
D6
D5
D4
D3
D2
D1
D0
00
0
0
0
0
0
0
0
0
01
25
0
28
0
0
29
0
0
0
2D
2E
0
0
0
0
0
0
35
0
0
0
0
0
0
0
0
37
0
0
0
0
0
0
0
0
0
0
3A
0
3D
0
0
3F
0
0
40
0
0
0
0
0
0
0
0
0
0
0
0
0
0
41
0
42
0
0
34
45
0
0
0
0
0
44
0
0
32
39
0
0
31
16
0
26
2B
(1)
(2)
(2)
0
0
0
0
0
0
0
0
DIGITAL
MODE 2>
0
0
0
BF
0
0
0
0
0
C1
0
0
0
0
0
C3
0
0
0
0
0
C5
0
0
0
0
0
0
0
0
0
CF
0
EA
0
0
0
0
0
F1
0
0
0
0
0
0
03
0
0
0
0
0
0
All registers default to zeros after reset.
Multiple functions in a register can be programmed in a single write operation.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
Table 7. Summary of Functions Supported by Serial Interface (1) (2) (continued)
REGISTER
ADDRESS
REGISTER DATA
A7–A0 IN
HEX
D7
D6
D5
D4
D3
D2
D1
D0
4A
0
0
0
0
0
0
0
58
0
0
0
0
0
0
0
66
0
0
0
0
0
0
0
74
0
0
0
0
0
0
0
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
17
ADS58C48
SLAS689 – MAY 2010
www.ti.com
DESCRIPTION OF SERIAL REGISTERS
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
D1
D0
00
00
0
0
0
0
0
0
D1
1
Software reset applied – resets all internal registers to their default values and self-clears to 0.
D0
0
Serial readout of registers is disabled. Pin SDOUT is put in high-impedance state.
1
Serial readout is enabled. Pin SDOUT functions as serial data readout with CMOS logic levels,
running off DRVDD supply.
See Serial Register Readout section.
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
01
00
D7
D6
D5
D4
D3
D2
D7-D2
LVDS swing programmability
000000
Default LVDS swing; ±350mV with external 100-Ω termination
011011
LVDS swing increases to ±410mV
110010
LVDS swing increases to ±465mV
010100
LVDS swing increases to ±570mV
111110
LVDS swing decreases to ±200mV
001111
LVDS swing decreases to ±125mV
D1
D0
0
0
Other
Do not use
combinations
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
25
00
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
26
00
0
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
28
00
0
0
0
0
18
D7
D6
D5
D4
D6
D5
D3
0
D4
D3
D2
D1
D0
D2
D1
D0
D2
D1
D0
0
0
0
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
29
00
0
0
0
D4-D3
00
Both channels in 2s complement
01
Both channels in 2s complement
10
Both channels in 2s complement
11
Both channels in offset binary
D7
D6
D5
D4
D3
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D4
2B
00
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
2D
00
0
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
2E
00
0
0
0
0
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D4
D3
31
00
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
32
00
0
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
34
00
0
0
0
0
D6
D5
D3
0
D4
D3
D2
D1
D0
0
0
0
D2
D1
D0
D2
D1
D0
D2
D1
D0
0
0
0
D2
D1
D0
D7
D6
D5
D6
D5
0
D4
D3
D2
D1
D0
D2
D1
D0
0
0
0
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
19
ADS58C48
SLAS689 – MAY 2010
www.ti.com
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
35
00
0
0
0
D4-D3
00
Both channels in 2s complement
01
Both channels in 2s complement
10
Both channels in 2s complement
11
Both channels in offset binary
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
37
00
D7
D6
D5
D4
D3
D4
D3
0
D2
D1
D0
0
0
0
D2
D1
D0
D7-D4
Gain programmability in 0.5 dB steps for channels A,B,C,D
0000
0 dB gain, default after reset
0001
0.5 dB gain
0010
1.0 dB gain
0011
1.5 dB gain
0100
2.0 dB gain
0101
2.5 dB gain
0110
3.0 dB gain
0111
3.5 dB gain
1000
4.0 dB gain
1001
4.5 dB gain
1010
5.0 dB gain
1011
5.5 dB gain
1100
6 dB gain
D2-D0
Test Patterns to verify data capture for channels A, B, C, D
ONLY when register bit DIGITAL MODE1 is set
000
Normal operation
001
Outputs all zeros
010
Outputs all ones
011
Outputs toggle pattern
Output data is an alternating sequence of 10101010101 and 01010101010.
100
Outputs digital pattern
Output data increments by one LSB (11-bit) every 8th clock cycle from code 0 to code 2047
101
Outputs custom pattern
(use registers 0x3F, 0x40 for setting the custom pattern)
110
Unused
111
Unused
20
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
39
00
0
D6-D0
D6
D5
D4
D3
D2
D1
D0
Select any one of 55 SNRBoost filters for channel X,
Refer to Digital Functions Control Bits
Refer to section SNR ENHANCEMENT USING SNRBOOST
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
D1
D0
3A
00
0
0
0
0
0
0
0
D6
0
SNRBoost for channel A,B,C,D is OFF
1
SNRBoost for channel A,B,C,D is ON
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
D1
D0
3D
00
0
0
0
0
0
0
0
D2
D1
D0
0
0
D5
ONLY when register bit DIGITAL MODE1 is set
0
Offset correction disabled
1
Offset correction enabled
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
3F
00
0
0
40
00
D5-D0
D5
D4
D3
0
6 Upper bits of custom pattern available at output instead of ADC data
D7-D3
5 Lower bits of custom pattern available at output instead of ADC data
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
21
ADS58C48
SLAS689 – MAY 2010
www.ti.com
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
41
00
D7
D6
D5
D4
D3
D2
0
0
D1
D0
D7-D6
00
LVDS interface
01
CMOS interface
10
CMOS interface
11
CMOS interface
D5-D4
00
Maximum strength (recommended and used for specified timings)
01
Medium strength
10
Low strength
11
Very low strength
D1-D0
00
LVDS data buffers enabled for all channels
01
LVDS data buffers powered down and output 3-stated for channel A and channel D
10
LVDS data buffers powered down and output 3-stated for channel B and channel C
11
LVDS data buffers powered down and output 3-stated for all channels including the LVDS output
clock buffer
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
42
00
D7
D6
D5
D4
D3
D2
D1
D7-D6
00
Default position (timings are specified in this condition)
01
Setup increases by 450 ps, hold decreases by 450 ps
10
Setup decreases by 300 ps, Hold increases by 300 ps
In this setting, the bit order is swapped compared to default case.
For example, default order is [CLKOUTP fall-D1, CLKOUTP rise –D2]. In this setting, the order
becomes [CLKOUTP fall-D2, CLKOUTP rise –D1]
11
Setup increases by 1.0 ns, Hold decreases by 1.0 ns
D5-D4
00
Default position (timings are specified in this condition)
01
Setup increases by 550 ps, hold decreases by 550 ps
10
Setup increases by 600 ps, Hold decreases by 600 ps
In this setting, the bit order is swapped compared to default case.
For example, default order is [CLKOUTP fall-D1, CLKOUTP rise –D2] In this setting, the order
becomes [CLKOUTP fall-D2, CLKOUTP rise –D1]
11
Setup increases by 1.1 ns, Hold decreases by 1.1 ns
22
Submit Documentation Feedback
D0
0
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
D3
SLAS689 – MAY 2010
Refer to section SNR ENHANCEMENT USING SNRBOOST
D2-D1
(1)
00
CMOS data buffers enabled for all channels
01
CMOS data buffers powered down and output 3-stated for channel A and channel D
10
CMOS data buffers powered down and output 3-stated for channel B and channel C
11
CMOS data buffers powered down and output 3-stated for all channels
1. With CMOS interface, to power down the output clock CLKOUT, set the bits
= 11
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
44
00
0
0
0
0
0
0
EA
00
0
0
0
0
0
F1
00
0
0
0
0
0
0
D1
D0
0
0
Refer to section SNR ENHANCEMENT USING SNRBOOST
D1-D0
Enable LVDS swing control using the bits
00
LVDS swing control using LVDS SWING register bits is disabled
01, 10
Do not use
11
LVDS swing control using LVDS SWING register bits is enabled
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
D1
D0
45
00
0
0
0
D0
0
PDN pin functions as STBY control pin.
1
PDN pin functions as Global Power down control pin.
D2
0
Normal operation
1
Total power down – All channel ADCs, internal references and output buffers are powered down.
Wake-up time from this mode is slow, typically, 100 µsec.
D5
0
All LVDS data buffers have default strength to be used with 100-Ω external termination
1
All LVDS data buffers have double strength to be used with 50-Ω external termination
D6
0
LVDS output clock buffer has default strength to be used with 100-Ω external termination
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
23
ADS58C48
SLAS689 – MAY 2010
www.ti.com
1
LVDS output clock buffer has double strength to be used with 50-Ω external termination
D7
0
Normal operation
1
All 4 channels are put in standby. Wake-up time from this mode is fast, typically 10 µsec
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
BF
00
C1
00
C3
C5
D7
D6
D5
D4
D3
D2
D1
D0
0
0
0
0
0
0
0
0
0
0
00
0
0
0
0
0
00
0
0
0
0
0
D7-D5
When the offset correction is enabled, the final converged value
after the offset is corrected will be the ADC mid-code value. A pedestal can be added to the final
converged value by programming these bits. Refer to the OFFSET CORRECTION section in
Application Information. Channels can be independently programmed for different offset pedestal by
choosing relevant register address.
011
PEDESTAL = 3 LSB
010
PEDESTAL = 2 LSB
001
PEDESTAL = 1 LSB
000
PEDESTAL = 0 LSB
111
PEDESTAL = –1 LSB
110
PEDESTAL = –2 LSB
101
PEDESTAL = –3 LSB
100
PEDESTAL = –4 LSB
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
CF
00
0
D5
D4
D3
D2
D1
D0
0
0
D7
This bit sets the freeze offset correction.
0
Estimation of offset correction is not frozen (bit must be set)
1
Estimation of offset correction is frozen (bit must be set). When frozen, the
last estimated value is used for offset correction every clock cycle. Refer to the OFFSET
CORRECTION section.
D5-D2
Offset correction loop time constant in number of clock
cycles. Refer to the OFFSET CORRECTION section.
24
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
03
00
0
0
0
0
0
0
D1
D0
D1-D0
00
Default performance after reset
01
Do not use
10
Do not use
11
To get best performance across sample clock and input signal frequencies, set the bits
ADDRS
A7-A0 IN
HEX
DEFAULT
VALUE
AFTER
RESET
D7
D6
D5
D4
D3
D2
D1
D0
4A
00
0
0
0
0
0
0
0
58
00
0
0
0
0
0
0
0
66
00
0
0
0
0
0
0
0
74
00
0
0
0
0
0
0
0
D0
This bit is recommended for high input signal frequencies greater than
200 MHz.
0
Default performance after reset
1
For high frequency input signals, set the HIGH FREQ MODE bits for each channel
Leave paras in for vertical spacing
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
25
ADS58C48
SLAS689 – MAY 2010
www.ti.com
DEVICE INFORMATION
CHB_P
CHB_M
CHB_P
CHB_M
DRVDD
DRVDD
CLKOUT_P
CLKOUT_M
CHC_P
CHC_M
CHC_P
CHC_M
CHC_P
CHC_M
3
CHB_M
CHB_P
CHB_P
2
CHB_M
CHB_M
CHB_P
1
CHB_M
DRVDD
CHB_P
PIN CONFIGURATION (LVDS MODE)
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
PAD IS CONNECTED TO GND
DRVDD
59
CHC_P
58
CHC_M
57
CHC_P
56
CHC_M
CHA_M
4
CHA_P
5
CHA_M
6
55
CHC_P
CHA_P
7
54
CHC_M
CHA_M
8
53
CHD_P
CHA_P
9
52
CHD_M
CHA_M
10
51
CHD_P
CHA_P
11
50
CHD_M
CHA_M
12
49
CHD_P
CHA_P
13
48
CHD_M
CHA_M
14
47
CHD_P
CHA_P
15
46
CHD_M
SDOUT
16
45
CHD_P
RESET
17
44
CHD_M
SCLK
18
43
CHD_P
SDATA
19
42
CHD_M
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
INA_P
INA_M
AVDD
INB_P
INB_M
AVDD
CM
AVDD
CLKP
CLKM
AVDD
INC_P
INC_M
AVDD
IND_P
IND_M
AVDD
41
40
SNRB_1
SNRB_2
20
21
AVDD
ADS58C48
PDN
SEN
159-002
P0027-05
PIN ASSIGNMENTS (LVDS INTERFACE)
PIN NAME
DESCRIPTION
PIN
TYPE
NUMBER
NUMBER
OF PINS
AVDD
1.8 V, analog power supply
I
22, 25, 28, 30,
33, 36, 39
7
CLKP,
CLKM
Differential clock input
I
31, 32
2
26
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
PIN NAME
PIN
DESCRIPTION
TYPE
NUMBER
NUMBER
OF PINS
INA_P,
INA_M
Differential analog input, Channel A
I
23, 24
2
INB_P,
INB_M
Differential analog input, Channel B
I
26, 27
2
INC_P,
INC_M
Differential analog input, Channel C
I
34, 35
2
IND_P,
IND_M
Differential analog input, Channel D
I
37, 38
2
CM
Outputs the common-mode voltage (0.95 V) that can be used externally to bias
the analog input pins.
O
29
1
RESET
Serial interface RESET input.
The user must initialize internal registers through hardware RESET by applying a
high-going pulse on this pin or by using software reset option. Refer to SERIAL
INTERFACE section. The pin has an internal 100kΩ pull-down resistor.
I
17
1
SCLK
Serial interface clock input. The pin has an internal 100-kΩ pull-down resistor.
I
18
1
SDATA
Serial interface data input. The pin has an internal 100-kΩ pull-down resistor.
I
19
1
SEN
Serial interface enable input. The pin has an internal 100-kΩ pull-up resistor to
DRVDD
I
20
1
SDOUT
This pin functions as serial interface register readout, when the bit
is enabled.
When = 0, this pin is put in high impedance state.It is a CMOS
output pin running off DRVDD supply.
O
16
1
PDN
Power down control pin. The pin has an internal 150-kΩ pull-down resistor to
DRGND.
I
21
1
SNRB_1,
SNRB_2
SNRBoost 3G control pins. Each pin has an internal 150-kΩ pull-down resistor to
DRGND.
I
41, 40
2
DRVDD
1.8 V, digital supply
I
1, 60, 69, 70
CLKOUTP,
CLKOUTM
Differential output clock
O
68, 67
2
CHA_P,
CHA_M
Differential output data pair, '0' and D0 multiplexed – Channel A
O
5,4 Refer to
Figure 9
2
CHA_P,
CHA_M
Differential output data D1 and D2 multiplexed, true – Channel A
O
7,6
2
CHA_P,
CHA_M
Differential output data D3 and D4 multiplexed, true – Channel A
O
9,8
2
CHA_P,
CHA_M
Differential output data D5 and D6 multiplexed, true – Channel A
O
11,10
2
CHA_P,
CHA_M
Differential output data D7 and D8 multiplexed, true – Channel A
O
13,12
2
CHA_P,
CHA_M
Differential output data D9 and D10 multiplexed, true – Channel A
O
15,14
2
CHB_P,
CHB_M
Differential output data pair, '0' and D0 multiplexed – Channel B
O
72,71
2
CHB_P,
CHB_M
Differential output data D1 and D2 multiplexed, true – Channel B
O
74,73
2
CHB_P,
CHB_M
Differential output data D3 and D4 multiplexed, true – Channel B
O
76,75
2
CHB_P,
CHB_M
Differential output data D5 and D6 multiplexed, true – Channel B
O
78,77
2
CHB_P,
CHB_M
Differential output data D7 and D8 multiplexed, true – Channel B
O
80,79
2
CHB_P,
CHB_M
Differential output data D9 and D10 multiplexed, true – Channel B
O
3,2
2
CHC_P,
CHC_M
Differential output data pair, '0' and D0 multiplexed – Channel C
O
55,54
2
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
27
ADS58C48
SLAS689 – MAY 2010
PIN NAME
www.ti.com
DESCRIPTION
PIN
TYPE
NUMBER
NUMBER
OF PINS
CHC_P,
CHC_M
Differential output data D1 and D2 multiplexed, true – Channel C
O
57,56
2
CHC_P,
CHC_M
Differential output data D3 and D4 multiplexed, true – Channel C
O
59,58
2
CHC_P,
CHC_M
Differential output data D5 and D6 multiplexed, true – Channel C
O
62,61
2
CHC_P,
CHC_M
Differential output data D7 and D8 multiplexed, true – Channel C
O
64,63
2
CHC_P,
CHC_M
Differential output data D9 and D10 multiplexed, true – Channel C
O
66,65
2
CHD_P,
CHD_M
Differential output data pair, '0' and D0 multiplexed – Channel D
O
43,42
2
CHD_P,
CHD_M
Differential output data D1 and D2 multiplexed, true – Channel D
O
45,44
2
CHD_P,
CHD_M
Differential output data D3 and D4 multiplexed, true – Channel D
O
47,46
2
CHD_P,
CHD_M
Differential output data D5 and D6 multiplexed, true – Channel D
O
49,48
2
CHD_P,
CHD_M
Differential output data D7 and D8 multiplexed, true – Channel D
O
51,50
2
CHD_P,
CHD_M
Differential output data D9 and D10 multiplexed, true – Channel D
O
53,52
2
PAD
MUST be connected to ground.
28
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
DNC
4
CHA_D0
5
CHB_D2
CHB_D1
CHB_D0
DNC
DRVDD
DRVDD
CLKOUT
DNC
CHC_D10
CHC_D9
CHC_D8
CHC_D7
CHC_D6
CHC_D5
3
CHB_D3
CHB_D10
CHB_D4
2
CHB_D5
CHB_D9
CHB_D6
1
CHB_D7
DRVDD
CHB_D8
PIN CONFIGURATION (CMOS INTERFACE)
80
79
78
77
76
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
PAD IS CONNECTED TO GND
DRVDD
59
CHC_D4
58
CHC_D3
57
CHC_D2
56
CHC_D1
159-002
CHA_D1
6
55
CHC_D0
CHA_D2
7
54
DNC
CHA_D3
8
53
CHD_D10
CHA_D4
9
52
CHD_D9
CHA_D5
10
51
CHD_D8
CHA_D6
11
50
CHD_D7
CHA_D7
12
49
CHD_D6
CHA_D8
13
48
CHD_D5
CHA_D9
14
47
CHD_D4
CHA_D10
15
46
CHD_D3
SDOUT
16
45
CHD_D2
RESET
17
44
CHD_D1
SCLK
18
43
CHD_D0
SDATA
19
42
DNC
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
AVDD
INA_P
INA_M
AVDD
INB_P
INB_M
AVDD
CM
AVDD
CLKP
CLKM
AVDD
INC_P
INC_M
AVDD
IND_P
IND_M
AVDD
41
40
SNRB_1
SNRB_2
20
21
PDN
SEN
ADS58C48
P0027-06
PIN ASSIGNMENTS (CMOS MODE)
PIN NAME
DESCRIPTION
PIN
TYPE
NUMBER
NUMBER
OF PINS
AVDD
1.8 V, analog power supply
I
22, 25, 28, 30,
33, 36, 39
7
CLKP,
CLKM
Differential clock input
I
31, 32
2
INA_P,
INA_M
Differential analog input, Channel A
I
23, 24
2
INB_P,
INB_M
Differential analog input, Channel B
I
26, 27
2
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
29
ADS58C48
SLAS689 – MAY 2010
PIN NAME
www.ti.com
PIN
DESCRIPTION
TYPE
NUMBER
NUMBER
OF PINS
INC_P,
INC_M
Differential analog input, Channel C
I
34, 35
2
IND_P,
IND_M
Differential analog input, Channel D
I
37, 38
2
CM
Outputs the common-mode voltage (0.95 V) that can be used externally to bias
the analog input pins.
O
29
1
RESET
Serial interface RESET input.
The user must initialize internal registers through hardware RESET by applying a
high-going pulse on this pin or by using software reset option. Refer to SERIAL
INTERFACE section. The pin has an internal 100kΩ pull-down resistor.
I
17
1
SCLK
Serial interface clock input. The pin has an internal 100-kΩ pull-down resistor.
I
18
1
SDATA
Serial interface data input. The pin has an internal 100-kΩ pull-down resistor.
I
19
1
SEN
Serial interface enable input. The pin has an internal 100-kΩ pull-up resistor to
DRVDD
I
20
1
SDOUT
This pin functions as serial interface register readout, when the bit
is enabled.
When = 0, this pin is put in high impedance state.It is a CMOS
output pin running off DRVDD supply.
O
16
1
PDN
Power down control pin. The pin has an internal 150-kΩ pull-down resistor to
DRGND.
I
21
1
SNRB_1,
SNRB_2
SNRBoost 3G control pins. Each pin has an internal 150-kΩ pull-down resistor to
DRGND.
I
41, 40
2
CLKOUT
CMOS output clock
O
68
CHA_D0 to
CHA_D10
Channel A ADC output data bits, CMOS levels
O
Refer to
Figure 10
CHB_D0 to
CHB_D10
Channel B ADC output data bits, CMOS levels
O
11
CHC_D0 to
CHC_D10
Channel C ADC output data bits, CMOS levels
O
11
CHD_D0 to
CHD_D10
Channel D ADC output data bits, CMOS levels
O
11
DRVDD
1.8 V, digital supply
I
DNC
Do not connect
PAD
MUST be connected to ground.
30
1,60, 69, 70
4, 42, 54, 67,
71
Submit Documentation Feedback
11
5
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
FFT FOR 20-MHz INPUT SIGNAL
FFT FOR 170-MHz INPUT SIGNAL
0
0
SFDR = 84.4dBc
SNR = 66.9dBFS
SINAD = 66.7dBFS
THD = 80.5dBc
−10
−20
−30
−30
−40
−40
Amplitude (dB)
Amplitude (dB)
−20
−50
−60
−70
−50
−60
−70
−80
−80
−90
−90
−100
−100
−110
−110
−120
0
10
20
30
40
50
60
70
80
90
SFDR = 83.3dBc
SNR = 66.3dBFS
SINAD = 66.2dBFS
THD = 81dBc
−10
−120
100
0
10
20
Frequency (MHz)
30
40
50
60
70
80
90
100
Frequency (MHz)
Figure 9.
Figure 10.
FFT FOR 270-MHz INPUT SIGNAL
0
SFDR = 78.3dBc
SNR = 66dBFS
SINAD = 65.7dBFS
THD =76.3dBc
−10
−20
−30
Amplitude (dB)
−40
−50
−60
−70
−80
−90
−100
−110
−120
0
10
20
30
40
50
60
70
80
90
100
Frequency (MHz)
Figure 11.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
31
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
FFT FOR TWO−TONE INPUT SIGNAL
FFT FOR TWO−TONE INPUT SIGNAL
0
0
Each Tone at −7dBFS
Fin1 = 185MHz
Fin2 = 190MHz
Two−Tone IMD = 83.3dBFS
SFDR = 89.1dBFS
−10
−20
−30
−20
−30
−40
Amplitude (dB)
Amplitude (dB)
−40
−50
−60
−70
−70
−90
−90
−100
−100
−110
−110
0
10
20
30
40
50
60
70
80
90
−120
100
0
10
20
30
40
50
60
70
80
90
100
Frequency (MHz)
Frequency (MHz)
Figure 12.
Figure 13.
FFT WITH SNRBoost 3G ENABLED, 60-MHz BANDWIDTH
FFT WITH SNRBoost 3G ENABLED, 60-MHz BANDWIDTH
0
Ain =−36dBFS,Fin =140MHz,
Fs = 185 MSPS
Over 60MHz BW,17M to 77M
SNR = 75.1 dBFS
SINAD = 75.05 dBFS
SFDR = 61 dBc
SNR BOOST Filter # 40
−10
−20
−30
−50
−60
−70
−20
−30
−40
−50
−60
−70
−80
−80
−90
−90
−100
−100
−110
−110
−120
0
10
20
30
40
50
60
70
80
90
Ain = −2dBFS,Fin = 140MHz,
Fs = 185 MSPS
Over 60MHz BW,17M to 77M
SNR = 72.3 dBFS
SINAD = 72.1 dBFS
SFDR = 83 dBc
SNR BOOST Filter # 40
−10
Amplitude (dB)
−40
Amplitude (dB)
−60
−80
0
32
−50
−80
−120
Each Tone at −36dBFS
Fin1 = 185MHz
Fin2 = 190MHz
Two−Tone IMD = 97.4dBFS
SFDR = 99.8dBFS
−10
−120
0
10
20
30
40
50
60
Frequency (MHz)
Frequency (MHz)
Figure 14.
Figure 15.
Submit Documentation Feedback
70
80
90
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
FFT WITH SNRBoost 3G ENABLED, 40-MHz BANDWIDTH
FFT WITH SNRBoost 3G ENABLED, 40-MHz BANDWIDTH
0
0
Ain =−36dBFS,Fin =140MHz
Fs = 185 MSPS
Over 40MHz BW,27M to 67M
SNR = 77.6 dBFS
SINAD = 77.5 dBFS
SFDR = 68 dBc
SNR BOOST Filter # 30
−10
−20
−30
−20
−30
−40
Amplitude (dB)
Amplitude (dB)
−40
−50
−60
−70
−60
−70
−80
−90
−90
−100
−100
−110
−110
0
10
20
30
40
50
60
70
80
−120
90
0
10
20
30
40
50
60
70
80
90
Frequency (MHz)
Frequency (MHz)
Figure 16.
Figure 17.
FFT WITH SNRBoost 3G ENABLED, 30-MHz BANDWIDTH
FFT WITH SNRBoost 3G ENABLED, 30-MHz BANDWIDTH
0
0
Ain =−36dBFS,Fin = 140MHz,
Fs = 185 MSPS
Over 30MHz BW,32M to 62M
SNR = 77.8 dBFS
SINAD = 77.7 dBFS
SFDR = 66 dBc
SNR BOOST Filter # 24
−10
−20
−30
−50
−60
−70
−20
−30
−40
−50
−60
−70
−80
−80
−90
−90
−100
−100
−110
−110
−120
0
10
20
30
40
50
60
70
80
90
Ain = −2dBFS, Fin =140MHz,
Fs = 185 MSPS
Over 30MHz BW,32M to 62M
SNR = 75.4 dBFS
SINAD = 75 dBFS
SFDR = 85 dBc
SNR BOOST Filter # 24
−10
Amplitude (dB)
−40
Amplitude (dB)
−50
−80
−120
Ain = −2dBFS, Fin =140MHz,
Fs = 185 MSPS
Over 40MHz BW,27M to 67M
SNR = 74.6 dBFS
SINAD = 74.3 dBFS
SFDR = 85 dBc
SNR BOOST Filter # 30
−10
−120
0
10
20
30
40
50
60
Frequency (MHz)
Frequency (MHz)
Figure 18.
Figure 19.
70
80
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
90
33
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
FFT WITH SNRBoost 3G ENABLED, 20-MHz BANDWIDTH
FFT WITH SNRBoost 3G ENABLED, 20-MHz BANDWIDTH
0
0
Ain =−36dBFS,Fin = 140MHz,
Fs = 185 MSPS
Over 20MHz BW,37M to 57M
SNR = 80.5 dBFS
SINAD = 80.4 dBFS
SFDR = 70 dBc
SNR BOOST Filter # 14
−10
−20
−30
−20
−30
−40
Amplitude (dB)
Amplitude (dB)
−40
−50
−60
−70
−70
−90
−90
−100
−100
−110
−110
0
10
20
30
40
50
60
70
80
−120
90
0
10
20
30
40
50
60
70
80
90
Frequency (MHz)
Frequency (MHz)
Figure 20.
Figure 21.
TIME DOMAIN WAVEFORM OF UNWRAP SIGNAL,
SNRBoost 3G DISABLED
TIME DOMAIN WAVEFORM OF UNWRAP SIGNAL,
SNRBoost 3G ENABLED
4096
FS = 200MHz
Fin = 150MHz
3584
Output Code (LSB)
3072
2560
2048
1536
2560
2048
1536
1024
1024
512
512
0
FS = 200MHz
Fin = 150MHz
3584
3072
Output Code (LSB)
−60
−80
4096
34
−50
−80
−120
Ain = −2dBFS,Fin = 140MHz,
Fs = 185 MSPS
Over 20MHz BW,37M to 57M
SNR = 76.9 dBFS
SINAD = 76.7 dBFS
SFDR = 90 dBc
SNR BOOST Filter # 14
−10
0
4000
8000 12000 16000 20000 24000 28000 32000
0
0
4000
8000 12000 16000 20000 24000 28000 32000
Sample Number
Sample Number
Figure 22.
Figure 23.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
SFDR
vs
INPUT FREQUENCY
SNR
vs
INPUT FREQUENCY
67
90
87.5
66.5
85
66
Gain 0dB
82.5
65.5
SNR (dBFS)
SFDR (dBc)
80
77.5
75
Gain 6dB
72.5
70
65
Gain 0dB
64.5
64
67.5
63.5
Gain 6dB
65
63
62.5
60
20
62.5
60 100 140 180 220 260 300 340 380 420 460 500
20
60 100 140 180 220 260 300 340 380 420 460 500
Frequency (MHz)
Frequency (MHz)
Figure 24.
Figure 25.
SFDR
vs
DIGITAL GAIN
SINAD
vs
DIGITAL GAIN
86
67
Fin = 150M
84
Fin = 170M
66
Fin = 150M
65
Fin = 220M
Fin = 300M
82
Fin = 170M
80
SINAD (dBFS)
SFDR (dBc)
78
Fin = 220M
Fin = 300M
76
74
64
Fin = 400M
63
72
Fin = 500M
62
70
Fin = 400M
68
Fin = 500M
61
66
64
0.5
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
6
60
0.5
Gain (dB)
1
1.5
2
2.5
3
3.5
4
4.5
5
5.5
6
Gain (dB)
Figure 26.
Figure 27.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
35
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
PERFORMANCE ACROSS INPUT AMPLITUDE WITH SNRBoost 3G DISABLED
100
68.4
Fin = 40MHz
90
SFDR dBFS
67.8
70
60
67.5
SNR dBFS
67.2
50
SNR (dBFS)
SFDR (dBc, dBFS)
80
68.1
66.9
40
66.6
SFDR dBc
30
66.3
20
−55 −50 −45 −40 −35 −30 −25 −20 −15 −10
−5
0
66
Input Amplitude (dBFS)
Figure 28.
PERFORMANCE ACROSS INPUT AMPLITUDE WITH SNRBoost 3G ENABLED, 60-MHz BANDWIDTH
110
76.5
Fin = 40MHz
100
In−Band SFDR dBFS
76
75.5
80
75
70
74.5
60
74
SNR (dBFS)
SFDR (dBc, dBFS)
In−Band SNR dBFS
90
In−Band SFDR dBc
50
73.5
40
−55 −50 −45 −40 −35 −30 −25 −20 −15 −10
−5
0
73
Input Amplitude (dBFS)
Figure 29.
36
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
PERFORMANCE ACROSS INPUT AMPLITUDE WITH SNRBoost 3G DISABLED
100
68.4
Fin = 150MHz
90
68.1
67.8
70
67.5
SNR dBFS
60
67.2
50
66.9
40
SNR (dBFS)
SFDR (dBc, dBFS)
SFDR dBFS
80
66.6
SFDR dBc
30
66.3
20
−55 −50 −45 −40 −35 −30 −25 −20 −15 −10
−5
0
66
Input Amplitude (dBFS)
Figure 30.
PERFORMANCE ACROSS INPUT AMPLITUDE WITH SNRBoost 3G ENABLED, 60-MHz BANDWIDTH
105
77.5
Fin = 150MHz
100
In−Band SFDR dBFS
95
76.5
90
76
75.5
In−Band SNR dBFS
75
75
74.5
70
74
65
73.5
60
73
55
72.5
In−Band SFDR dBc
50
72
45
71.5
40
−55 −50 −45 −40 −35 −30 −25 −20 −15 −10
SNR (dBFS)
SFDR (dBc, dBFS)
85
80
77
−5
0
71
Input Amplitude (dBFS)
Figure 31.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
37
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
PERFORMANCE
vs
INPUT COMMON−MODE VOLTAGE
90
67.5
FIN = 40MHz
89
67.3
88
67.1
SNR
86
66.9
66.7
SFDR
85
66.5
84
66.3
83
66.1
82
65.9
81
65.7
80
0.85
0.9
0.95
1
SNR (dBFS)
SFDR (dBc)
87
65.5
1.05
Input Common−Mode Voltage (V)
Figure 32.
PERFORMANCE
vs
INPUT COMMON-MODE VOLTAGE
90
67
FIN = 150MHz
88
66.9
86
66.8
66.7
SFDR
82
80
66.6
66.5
SNR
78
66.4
76
66.3
74
66.2
72
66.1
70
0.85
0.9
0.95
1
SNR (dBFS)
SFDR (dBc)
84
66
1.05
Input Common−Mode Voltage (V)
Figure 33.
38
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
SFDR ACROSS TEMPERATURE
vs
AVDD SUPPLY
SNR ACROSS TEMPERATURE
vs
AVDD SUPPLY
86
85.5
67
Fin = 40MHz
AVDD = 1.88V
AVDD = 1.92V
85
84.5
AVDD = 1.68V
AVDD = 1.72V
AVDD = 1.78V
AVDD = 1.82V
AVDD = 1.88V
AVDD = 1.92V
66.9
AVDD = 1.78V
AVDD = 1.82V
83.5
Fin = 40MHz
AVDD = 1.72V
83
82.5
82
66.8
SNR (dBFS)
SFDR (dBc)
84
66.7
AVDD = 1.68V
81.5
66.6
81
80.5
80
−40
−20
0
20
40
60
66.5
−40
80
−20
0
20
40
Temperature (°C)
Temperature (°C)
Figure 34.
Figure 35.
60
80
PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE
85
66.8
84.8
66.79
84.6
66.78
84.4
SFDR
66.77
84.2
SNR
66.76
84
66.75
83.8
66.74
83.6
66.73
83.4
66.72
83.2
66.71
83
1.65
1.7
1.75
1.8
1.85
1.9
66.7
1.95
SNR (dBFS)
SFDR (dBc)
Fin = 40MHz
2
DRVDD SUPPLY (V)
Figure 36.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
39
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE (CMOS)
85
66.7
Fin = 40MHz
84.8
66.65
84.6
66.6
66.55
SNR
SFDR (dBc)
84.2
66.5
84
66.45
SFDR
83.8
66.4
83.6
66.35
83.4
66.3
83.2
66.25
83
1.65
1.7
1.75
1.8
1.85
66.2
1.95
1.9
SNR (dBFS)
84.4
2
DRVDD SUPPLY (V)
Figure 37.
SFDR
vs
INPUT CLOCK AMPLITUDE
SNR
vs
INPUT CLOCK AMPLITUDE
87
67
86
66.9
66.8
85
84
Fin = 40MHz
66.7
66.6
SNR (dBFS)
SFDR (dBc)
83
82
81
80
79
66.4
66.3
66.2
66
77
75
0.1
66.5
66.1
78
76
Fin = 40MHz
65.9
Fin =150MHz
0.4
0.7
Fin =150MHz
65.8
1
1.3
1.6
1.9
2.2
65.7
0.1
Differential Clock Amplitude (Vpp)
Figure 38.
40
0.4
0.7
1
1.3
1.6
1.9
2.2
Differential Clock Amplitude (Vpp)
Figure 39.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
PERFORMANCE ACROSS INPUT CLOCK DUTY CYCLE
83
67.3
Fin = 20MHz
82.5
67.2
82
67.1
67
THD
81
66.9
80.5
66.8
SNR
80
66.7
79.5
79
SNR (dBFS)
THD (dBc)
81.5
66.6
25
30
35
40
45
50
55
60
65
70
75
66.5
Input Clock Duty Cycle (%)
Figure 40.
ANALOG POWER
vs
SAMPLING FREQUENCY
DIGITAL POWER
vs
SAMPLING FREQUENCY
0.55
1
AVDD = 1.8V
Fin = 2.5MHz
0.45
0.8
0.4
0.7
0.35
0.3
0.6
0.5
0.25
0.4
0.2
0.3
0.15
0.2
0.1
0
20
40
60
80
100
120
140
160
180
Default after Reset
Digital Gain + Offset-Correction Enable
SNR Boost ON for 2ch’s (60MHz Filter)
SNR Boost ON for 4ch’s (60MHz Filter)
SNR Boost ON for 4ch’s + Digital Gain
+ Offset Correction
0.9
Power (W)
Power (W)
0.5
200
0.1
0
Sampling Frequency (MSPS)
20
40
60
80
100
120
140
160
180
200
Sampling Frequency (MSPS)
Figure 41.
Figure 42.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
41
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
CMRR
vs
FREQUENCY
−20
50mVpp Signal Superimposed on
Input Common−Mode Voltage(0.95V)
−25
−30
CMRR (dB)
−35
Fin = 150MHz
−40
Fin = 40MHz
−45
−50
−55
−60
0
50
100
150
200
250
300
Frequency of Signal on Input Common−Mode Voltage (MHz)
Figure 43.
CMRR SPECTRUM
0
fin = 40MHz
-20
Amplitude (dB)
-40
fin = 40MHz
fcm = 10MHz,100mVpp
Amplitude (fin) = -1dBFS
Amplitude (fcm) = -84.3dBFS
Amplitude (fin + fcm) = -79.9dBFS
Amplitude (fin - fcm) = -86.8dBFS
fcm = 10MHz
-60
fin + fcm = 50MHz
fin - fcm = 30MHz
-80
-100
-120
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
100
Figure 44.
42
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
PSRR
vs
FREQUENCY
−20
Fin = 40MHz
50mVpp Signal
Superimposed on AVDD
−22
−24
−26
PSRR (dB)
−28
−30
−32
−34
−36
−38
−40
−42
−44
0
10
20
30
40
50
60
70
80
90
100
Frequency of Signal on AVDD (MHz)
Figure 45.
PSRR SPECTRUM
0
fin = 40MHz
-20
fin - fpsrr = 39MHz
Amplitude (dB)
-40
fin - fpsrr = 41MHz
fin = 40MHz
fpsrr = 1MHz,50mVpp
Amplitude (fin) = -1dBFS
Amplitude (fpsrr) = -79.6dBFS
Amplitude (fin + fpsrr) = -55.6dBFS
Amplitude (fin - fpsrr) = -55.9dBFS
fpsrr = 1MHz
-60
-80
-100
-120
0
10
20
30
40
50
60
Frequency (MHz)
70
80
90
100
Figure 46.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
43
ADS58C48
SLAS689 – MAY 2010
www.ti.com
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
SFDR vs INPUT FREQUENCY AND SAMPLING FREQUENCY
200
76
72
80
86
68
82
180
Sampling Frequency (MSPS)
82
84
160
68
72
76
80
140
86
84
82
120
68
72
76
80
100
86
84
80
20
50
82
200
150
100
250
300
350
400
450
500
Input Frequency (MHz)
60
65
70
75
80
85
90
SFDR (dBc)
M0049-31
Figure 47. SFDR CONTOUR, 0-dB GAIN
SFDR vs INPUT FREQUENCY AND SAMPLING FREQUENCY
200
76
80
82
74
72
78
Sampling Frequency (MSPS)
180
70
74
160
72
76
80
78
82
140
82
84
120
74
76
82
86
80
20
70
72
78
100
80
84
50
100
150
200
250
300
350
400
450
500
Input Frequency (MHz)
70
75
80
SFDR (dBc)
85
90
M0049-32
Figure 48. SFDR CONTOUR, 6-dB GAIN
44
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
TYPICAL CHARACTERISTICS (continued)
All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP
differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,
DDR LVDS output interface, 32k point FFT (unless otherwise noted)
SNR vs INPUT FREQUENCY AND SAMPLING FREQUENCY
200
66.5
65.9
64.7
65
65.3
65.6
64.4
66.2
Sampling Frequency (MSPS)
180
64.1
160
65.6
65.9
66.5
140
66.8
64.4
65.3
65
65.3
65
64.7
66.2
120
100
66.5
66.8
80
20
50
65.9
66.2
200
150
100
65.6
250
300
64.4
64.7
350
400
64.1
450
500
Input Frequency (MHz)
62
63
64
65
66
67
68
SNR (dBFS)
M0048-31
Figure 49. SNR CONTOUR, 0-dB GAIN
SNR vs INPUT FREQUENCY AND SAMPLING FREQUENCY
200
63.3
Sampling Frequency (MSPS)
180
62.
63
63.6
64.2
160
63.9
63
63.3
140
64.5
63.6
64.2
63.9
120
63.3
100
64.8
50
63.9
64.2
64.5
80
20
63
63.6
150
100
200
250
300
400
350
450
500
Input Frequency (MHz)
62.5
63
63.5
64
64.5
SNR (dBFS)
65
65.5
66
M0048-32
Figure 50. SNR CONTOUR, 6-dB GAIN
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
45
ADS58C48
SLAS689 – MAY 2010
www.ti.com
APPLICATION INFORMATION
THEORY OF OPERATION
ADS58C48 is a quad channel 11-bit A/D converter with sampling rates up to 200 MSPS.
At every rising edge of the input clock, the analog input signal of each channel is sampled simultaneously. The
sampled signal in each channel is converted by a pipeline of low resolution stages. In each stage, the sampled
and held signal is converted by a high speed, low resolution flash sub-ADC. The difference (residue) between the
stage input and its quantized equivalent is gained and propagates to the next stage. At every clock, each
succeeding stage resolves the sampled input with greater accuracy. The digital outputs from all stages are
combined in a digital correction logic block and processed digitally to create the final code, after a data latency of
10 clock cycles.
The digital output is available as either DDR LVDS or parallel CMOS and coded in either straight offset binary or
binary 2s complement format.
ANALOG INPUT
The analog input consists of a switched-capacitor based differential sample and hold architecture. This
differential topology results in very good AC performance even for high input frequencies at high sampling rates.
The INP and INM pins have to be externally biased around a common-mode voltage of 0.95 V, available on VCM
pin. For a full-scale differential input, each input pin INP, INM has to swing symmetrically between VCM + 0.5 V
and VCM – 0.5 V, resulting in a 2-Vpp differential input swing.
The input sampling circuit has a high 3-dB bandwidth that extends up to 550 MHz (measured from the input pins
to the sampled voltage).
Sampling
Switch
Sampling
Capacitor
RCR Filter
Lpkg » 4 nH
10 W
INP
Cbond
» 1 pF
Resr
200 W
100 W
Cpar2
1.0 pF
Ron
15 W
Csamp
2 pF
3 pF
Cpar1
0.25 pF
Ron
15 W
3 pF
100 W
Lpkg » 4 nH
Ron
15 W
10 W
Csamp
2 pF
INM
Cbond
» 1 pF
Resr
200 W
Sampling
Capacitor
Cpar2
1.0 pF
Sampling
Switch
S0322-04
Figure 51. Analog Input Circuit
Drive Circuit Requirements
For optimum performance, the analog inputs must be driven differentially. This improves the common-mode
noise immunity and even order harmonic rejection. A 5-Ω to 15-Ω resistor in series with each input pin is
recommended to damp out ringing caused by package parasitic.
SFDR performance can be limited due to several reasons - the effect of sampling glitches (described below),
non-linearity of the sampling circuit and non-linearity of the quantizer that follows the sampling circuit.
46
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
Depending on the input frequency, sample rate AND input amplitude, one of these plays a dominant part in
limiting performance.
At very high input frequencies (> about 300 MHz), SFDR is determined largely by the device’s sampling circuit
non-linearity. At low input amplitudes, the quantizer non-linearity usually limits performance.
Glitches are caused by the opening and closing of the sampling switches. The driving circuit should present a
low source impedance to absorb these glitches. Otherwise, this could limit performance, mainly at low input
frequencies (up to about 200 MHz). It is also necessary to present low impedance (< 50 Ω) for the common
mode switching currents. This can be achieved by using two resistors from each input terminated to the common
mode voltage (VCM).
The device includes an internal R-C filter from each input to ground. The purpose of this filter is to absorb the
sampling glitches inside the device itself. The cut-off frequency of the R-C filter involves a trade-off.
A lower cut-off frequency (larger C) absorbs glitches better, but it reduces the input bandwidth. On the other
hand, with a higher cut-off frequency (smaller C), bandwidth support is maximized. But now, the sampling
glitches need to be supplied by the external drive circuit. This has limitations due to the presence of the package
bond-wire inductance.
In ADS58C48, the R-C component values have been optimized while supporting high input bandwidth (up to 550
MHz). However, in applications with input frequencies up to 200 - 300 MHz, the filtering of the glitches can be
improved further using an external R-C-R filter (as shown in Figure 54 and Figure 55).
In addition to the above, the drive circuit may have to be designed to provide a low insertion loss over the
desired frequency range and matched impedance to the source. While doing this, the ADC input impedance
must be considered. Figure 52 and Figure 53 show the impedance (Zin = Rin || Cin) looking into the ADC input
pins.
DIFFERENTIAL INPUT RESISTANCE
vs
FREQUENCY
DIFFERENTIAL INPUT CAPACITANCE
vs
FREQUENCY
10000
4.5
4
Differential Input Capacitance (pF)
Differential Input Resistance (kΩ)
1000
100
10
1
0.1
3.5
3
2.5
2
1.5
0.01
1
0
100
200
300
400 500 600 700
Frequency (MHz)
800
900 1000
Figure 52. ADC Analog Input Resistance (Rin)
Across Frequency
0
100
200
300
400 500 600 700
Frequency (MHz)
800
900 1000
Figure 53. ADC Analog Input Capacitance (Cin)
Across Frequency
Driving Circuit
Two example driving circuit configurations are shown in Figure 54 and Figure 55, one optimized for low
bandwidth (low input frequencies) and the other one for high bandwidth to support higher input frequencies.
Note that both the drive circuits have been terminated by 50 Ω near the ADC side. The termination is
accomplished by a 25-Ω resistor from each input to the 1.5-V common-mode (VCM) from the device. This allows
the analog inputs to be biased around the required common-mode voltage.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
47
ADS58C48
SLAS689 – MAY 2010
www.ti.com
The mismatch in the transformer parasitic capacitance (between the windings) results in degraded even-order
harmonic performance. Connecting two identical RF transformers back to back helps minimize this mismatch and
good performance is obtained for high frequency input signals. An additional termination resistor pair may be
required between the two transformers as shown in the figures. The center point of this termination is connected
to ground to improve the balance between the P and M sides. The values of the terminations between the
transformers and on the secondary side have to be chosen to get an effective 50 Ω (in the case of 50-Ω source
impedance).
T2
T1
10 to 15 Ω
INx_P
0.1uF
50 Ω
25 Ω
0.1uF
Rin
3.3pF
Cin
25 Ω
50 Ω
INx_M
1:1
1:1
10 to 15 Ω
VCM
ADS58C48
Figure 54. Drive Circuit with Low Bandwidth (For low input frequencies)
T2
T1
5 to 10 Ω
INx_P
0.1uF
0.1uF
25 Ω
Rin
Cin
25 Ω
INx_M
1:1
1:1
5 to 10 Ω
VCM
ADS58C48
Figure 55. Drive Circuit with High Bandwidth (For high input frequencies)
All these examples show 1:1 transformers being used with a 50-Ω source. As explained in the Drive Circuit
Requirements, this helps to present a low source impedance to absorb the sampling glitches. With a 1:4
transformer, the source impedance will be 200 Ω. The higher impedance can lead to degradation in performance,
compared to the case with 1:1 transformers.
For applications where only a band of frequencies are used, the drive circuit can be tuned to present a low
impedance for the sampling glitches. Figure 56 shows an example with 1:4 transformer, tuned for a band around
150 MHz.
10 Ω
INx_P
BANDPASS
Differential
Input Signal
0.1uF
100 Ω
Rin
OR LOW PASS
FILTER
Cin
100 Ω
INx_M
10 Ω
1:4
VCM
ADS58C48
Figure 56. Drive Circuit with 1:4 Transformer
48
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
INPUT COMMON-MODE
To ensure a low-noise, common-mode reference, the VCM pin is filtered with a 0.1-mF low-inductance capacitor
connected to ground. The VCM pin is designed to directly bias the ADC inputs (refer to Figure 54 to Figure 56).
Each ADC input pin sinks a common-mode current of approximately 0.8 mA per MSPS of clock frequency.
When a differential amplifier is used to drive the ADC (with dc-coupling), ensure that the output common-mode of
the amplifier is within the acceptable input common-mode range of the ADC inputs (Vcm ± 50mV).
CLOCK INPUT
The clock inputs of ADS58C48 can be driven differentially (sine, LVPECL or LVDS) or single-ended (LVCMOS),
with little or no difference in performance between them. The common-mode voltage of the clock inputs is set to
VCM using internal 5-kΩ resistors. This allows using transformer-coupled drive circuits for sine wave clock or
ac-coupling for LVPECL, LVDS clock sources
Clock Buffer
Lpkg
» 4 nH
20 W
CLKP
Cbond
» 1 pF
Ceq
Resr
» 100 W
Ceq
5 kW
VCM
2 pF
5 kW
Lpkg
» 4 nH
20 W
CLKM
Cbond
» 1 pF
Resr
» 100 W
Ceq » 1 to 3 pF, Equivalent Input Capacitance of Clock Buffer
S0275-04
Figure 57. Internal Clock Buffer
Single-ended CMOS clock can be ac-coupled to the CLKP input, with CLKM connected to ground with a 0.1-µF
capacitor, as shown in Figure 59. For best performance, the clock inputs have to be driven differentially, reducing
susceptibility to common-mode noise. For high input frequency sampling, it is recommended to use a clock
source with very low jitter. Band-pass filtering of the clock source can help reduce the effect of jitter. There is no
change in performance with a non-50% duty cycle clock input.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
49
ADS58C48
SLAS689 – MAY 2010
www.ti.com
0.1 mF
CLKP
Differential Sine-Wave
or PECL or LVDS Clock Input
0.1 mF
CLKM
S0167-10
Figure 58. Differential Clock Driving Circuit
0.1 mF
CMOS Clock Input
CLKP
VCM
0.1 mF
CLKM
S0168-14
Figure 59. Single-Ended Clock Driving Circuit
50
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
DIGITAL FUNCTIONS
The device has several useful digital functions such as test patterns, gain, offset correction and SNRBoost.
These can be controlled using two control bits and as per Table 8.
Table 8. Digital Functions Control Bits
DIGITAL
FUNCTION
DESCRIPTION
All digital functions
disabled
0
0
–
Only SNRBoost 3G
enabled
0
1
Set register bit OR use the SNRB pins (1)
Test patterns, gain
and offset correction
disabled
SNRBoost 3G
enabled
(1)
(2)
(3)
–
1
X
To turn ON SNRBoost 3G, set register bit OR
use the SNRB pins (1)
Test patterns
enabled
Use register bits to select required pattern
Gain enabled
Device is in 0 dB gain mode, use bits to choose other gain
settings (2)
Offset correction
enabled
Use to turn ON the offset correction. Use
to choose the time constant
(3)
Refer to section SNR ENHANCEMENT USING SNRBOOST
Refer to section GAIN FOR SFDR/SNR TRADE-OFF
Refer to section OFFSET CORRECTION
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
51
ADS58C48
SLAS689 – MAY 2010
www.ti.com
SNR ENHANCEMENT USING SNRBoost 3G
SNRBoost 3G technology makes it possible to overcome SNR limitations due to quantization noise. Using
SNRBoost 3G, enhanced SNR can be obtained for any bandwidth (less than Nyquist or Fs/2). The SNR
improvement is achieved without affecting the default harmonic performance.
ADS58C48 uses 3rd generation SNRBoost technology (SNRBoost 3G) to achieve SNR enhancement over very
wide bandwidths (up to 60MHz). When SNRBoost 3G is enabled, the noise floor in the spectrum acquires a
typical bath-tub shape. The special feature of SNRBoost 3G is the nearly flat noise floor within the entire band of
the bath-tub.
The position of the center of the bath-tub and its bandwidth are programmable. The available bandwidths are 60
MHz, 40 MHz, 30 MHz and 20 MHz. Several center frequency options are available for each bandwidth.
ADS58C48 includes 55 pre-programmed combinations of center frequency and bandwidth. Any one of these
combinations can be selected by programming the register bits . Each channel can be
programmed with independent center frequency and bandwidths.
One of the characteristics of SNRBoost 3G is that the bandwidth scales with the sampling frequency. 60-MHz and
40-MHz bandwidths are achieved at sampling rate of 184 MHz; at higher sample rates, even higher bandwidths
are possible .
The lower bandwidths 30 MHz and 20 MHz are achieved at sample rate of 200 MHz; at lower sample rates, the
achieved bandwidth will be lower. Table 10 shows all combinations of center frequency for each bandwidth,
specified as fraction of the sample rate.
By positioning the bath-tub within the desired signal band, SNR improvement can be achieved. Note that as the
bandwidth is increased, the amount of SNR improvement reduces.
After reset, the SNRBoost function is disabled.
Table 9. SNRBoost
3G
Control Using SNRB Pins
VOLTAGE
APPLIED ON SNRB
PINS
SNRB_1
SNRB_2
LOW
SNRBoost 3G mode OFF for channels C and D
SNRBoost 3G mode OFF for channels A and B
HIGH
SNRBoost
3G
mode ON for channels C and D
SNRBoost 3G mode ON for channels A and B
To use SNRBoost 3G with SNRB pins follow the exact sequence below:
Select and enable the SNRBoost 3G Filter
1. First, disable bits and (= 0)
2. Next, select the appropriate SNRBoost 3G filter using register bits .
3. Finally, set bit (= 1)
Turn On/OFF SNRBoost 3G
1. Use the SNRB1 and SNRB2 pins to dynamically turn on/off the SNRBoost 3G for each pair of channels.
Leave para for spacing
To use SNRBoost 3G without using SNRB pins follow the exact sequence below :
Select and enable the SNRBoost 3G Filter
1. First, disable bits and (= 0)
2. Next, select the appropriate SNRBoost filter using register bits .
3. Finally, set bit (= 1)
4. Set the SNRB pin over-ride bit
Turn On/OFF SNRBoost 3G
1. Turn ON and OFF the SNRBoost 3G for each channel using the register bits ,
, and
52
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
NOTE
To use a different SNRBoost 3G filter, it is required to follow all the above steps in the
exact order specified. Not following the order can result in incorrect operation of
SNRBoost 3G filter.
To just turn on and off the filter without changing the filter #, simply follow the steps under
Turn On/OFF SNRBoost 3G.
Table 10. Complete List of SNRBoost 3G Modes (Fs =
Sampling frequency in MSPS)
SNRBoost
FILTER #
BANDWIDTH OF THE
BATH-TUB, MHz
CENTER
FREQUENCY
OF THE
BATH-TUB,
MHz
0
25 x (Fs/200)
15 x (Fs/200)
1
20 x (Fs/200)
30 x (Fs/200)
2
20 x (Fs/200)
35 x (Fs/200)
3
20 x (Fs/200)
42 x (Fs/200)
4
20 x (Fs/200)
50 x (Fs/200)
5
20 x (Fs/200)
58 x (Fs/200)
6
20 x (Fs/200)
65 x (Fs/200)
7
20 x (Fs/200)
75 x (Fs/200)
8
20 x (Fs/200)
85 x (Fs/200)
9
25 x (Fs/200)
87.5 x (Fs/200)
10
25 x (Fs/200)
15 x (Fs/200)
11
20 x (Fs/200)
25 x (Fs/200)
12
20 x (Fs/200)
35 x (Fs/200)
13
20 x (Fs/200)
42 x (Fs/200)
14
20 x (Fs/200)
50 x (Fs/200)
15
20 x (Fs/200)
58 x (Fs/200)
16
20 x (Fs/200)
65 x (Fs/200)
17
20 x (Fs/200)
75 x (Fs/200)
18
25 x (Fs/200)
82.5 x (Fs/200)
19
25 x (Fs/200)
87.5 x (Fs/200)
20
25 x (Fs/200)
15 x (Fs/200)
21
30 x (Fs/200)
30 x (Fs/200)
22
30 x (Fs/200)
35 x (Fs/200)
23
30 x (Fs/200)
45 x (Fs/200)
24
30 x (Fs/200)
55 x (Fs/200)
25
30 x (Fs/200)
65 x (Fs/200)
26
30 x (Fs/200)
70 x (Fs/200)
27
30 x (Fs/200)
80 x (Fs/200)
28
30 x (Fs/200)
85 x (Fs/200)
29
25 x (Fs/200)
87.5 x (Fs/200)
30
40 x (Fs/184)
46 x (Fs/184)
31
40 x (Fs/184)
72 x (Fs/184)
32
40 x (Fs/184)
20 x (Fs/184)
33
40 x (Fs/184)
40 x (Fs/184)
34
40 x (Fs/184)
39.5 x (Fs/184)
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
53
ADS58C48
SLAS689 – MAY 2010
www.ti.com
Table 10. Complete List of SNRBoost 3G Modes (Fs =
Sampling frequency in MSPS) (continued)
54
SNRBoost
FILTER #
BANDWIDTH OF THE
BATH-TUB, MHz
CENTER
FREQUENCY
OF THE
BATH-TUB,
MHz
35
40 x (Fs/184)
33.5 x (Fs/184)
36
40 x (Fs/184)
27 x (Fs/184)
37
40 x (Fs/184)
53 x (Fs/184)
38
40 x (Fs/184)
59 x (Fs/184)
39
40 x (Fs/184)
65.5 x (Fs/184)
40
60 x (Fs/184)
46 x (Fs/184)
41
60 x (Fs/184)
46 x (Fs/184)
42
60 x (Fs/184)
30 x (Fs/184)
43
60 x (Fs/184)
30 x (Fs/184)
44
60 x (Fs/184)
62 x (Fs/184)
45
60 x (Fs/184)
62 x (Fs/184)
46
60 x (Fs/184)
40.5 x (Fs/184)
47
60 x (Fs/184)
40.5 x (Fs/184)
48
60 x (Fs/184)
37 x (Fs/184)
49
60 x (Fs/184)
37 x (Fs/184)
50
60 x (Fs/184)
53 x (Fs/184)
51
60 x (Fs/184)
50 x (Fs/184)
52
60 x (Fs/184)
54 x (Fs/184)
53
58 x (Fs/184)
58 x (Fs/184)
54
60 x (Fs/184)
62 x (Fs/184)
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
GAIN FOR SFDR/SNR TRADE-OFF
ADS58C48 includes gain settings that can be used to get improved SFDR performance. The gain is
programmable from 0 dB to 6 dB (in 0.5 dB steps) using the register bits. For each gain setting, the
analog input full-scale range scales proportionally, as shown in Table 11.
The SFDR improvement is achieved at the expense of SNR; for each gain setting, the SNR degrades about 0.5
-1dB. The SNR degradation is less at high input frequencies. As a result, the fine gain is very useful at high input
frequencies as the SFDR improvement is significant with marginal degradation in SNR. So, the fine gain can be
used to trade-off between SFDR and SNR.
After a reset, the gain function is disabled. To use fine gain:
• First, program the bits and as per the table above to enable the
gain function.
• This enables gain and puts device in 0 dB gain mode.
• For other gain settings, program the register bits.
Table 11. Full-Scale Range Across Gains
GAIN, dB
TYPE
0
Default after reset
FULL-SCALE,
VPP
2
1
1.78
2
1.59
3
4
Programmable gain
1.42
1.26
5
1.12
6
1.00
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
55
ADS58C48
SLAS689 – MAY 2010
www.ti.com
OFFSET CORRECTION
ADS58C48 has an internal offset correction algorithm that estimates and corrects dc offset up to ±10 mV. The
correction can be enabled using the serial register bit . Once enabled, the algorithm
estimates the channel offset and applies the correction every clock cycle. The time constant of the correction
loop is a function of the sampling clock frequency. The time constant can be controlled using register bits
as described in Table 12.
After the offset is estimated, the correction can be frozen by setting = 1. Once
frozen, the last estimated value is used for offset correction every clock cycle. Note that offset correction is
disabled by default after reset.
After a reset, the offset correction is disabled. To use offset correction:
• First, program the bits and as per the table above to enable the
correction.
• Then set to 1 and program the required time constant.
Table 12. Time Constant of Offset Correction Algorithm
(1)
56
OFFSET CORR
TIME CONSTANT (Number of clock
cycles)
TIME CONSTANT, TCCLK x
1/fs(sec) (1)
0000
1M
5.2 ms
0001
2M
10.5 ms
0010
4M
21 ms
0011
8M
42 ms
0100
16M
84 ms
0101
32M
167.8 ms
0110
64M
335.5 ms
0111
128M
671 ms
1000
256M
1.34 s
1001
512M
2.7 s
1010
1G
5.4 s
1011
2G
10.7 s
1100
Reserved
—
1101
Reserved
—
1110
Reserved
—
1111
Reserved
—
Sampling frequency, Fs = 200 MSPS
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
DIGITAL OUTPUT INFORMATION
ADS58C48 provides 11-bit digital data for each channel and a common output clock synchronized with the data.
Output Interface
Two output interface options are available – Double Data Rate (DDR) LVDS and parallel CMOS. They can be
selected using the serial interface register bit .
DDR LVDS Outputs
In this mode, the data bits and clock are output using Low Voltage Differential Signal (LVDS) levels. Two data
bits are multiplexed and output on each LVDS differential pair.
CLKOUTP/M
CH X_P/M
CH X_P/M
CH X_P/M
11-Bit Data
CH X_P/M
CH X_P/M
CH X_P/M
ADS58C48
X = channels A, B, C, and D
S0442-01
Figure 60. DDR LVDS Interface
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
57
ADS58C48
SLAS689 – MAY 2010
www.ti.com
CLKOUTP
CLKOUTM
CHA, CHB
CHC, CHD
0
D0
0
D0
CHA, CHB
CHC, CHD
D1
D2
D1
D2
CHA, CHB
CHC, CHD
D3
D4
D3
D4
CHA, CHB
CHC, CHD
D5
D6
D5
D6
CHA, CHB
CHC, CHD
D7
D8
D7
D8
D9
D10
D9
D10
CHA, CHB
CHC, CHD
SAMPLE N
SAMPLE N+1
Figure 61. DDR LVDS Interface Timing Diagram
LVDS Output Data and Clock Buffers
The equivalent circuit of each LVDS output buffer is shown in Figure 62. After reset, the buffer presents an
output impedance of 100 Ω to match with the external 100-Ω termination.
The Vdiff voltage is nominally 350 mV, resulting in an output swing of ±350 mV with 100-Ω external termination.
The Vdiff voltage is programmable using the register bits from ±125 mV to ±570 mV.
Additionally, a mode exists to double the strength of the LVDS buffer to support 50-Ω differential termination.
This can be used when the output LVDS signal is routed to two separate receiver chips, each using a 100-Ω
termination. The mode can be enabled using register bits and for data and output clock buffers respectively.
The buffer output impedance behaves like a source-side series termination. By absorbing reflections from the
receiver end, it helps to improve signal integrity.
58
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
SLAS689 – MAY 2010
+
–
Low
Vdiff
High
www.ti.com
OUTP
External
100-W Load
Vdiff
+
–
OUTM
High
+
–
Low
1.05 V
Rout
S0374-04
Figure 62. LVDS Buffer Equivalent Circuit
CHA Data
Receiver chip #1
(for example GC5330)
CHB Data
CLKIN1 100 W
CLKOUTP
CLKOUTM
CLKIN2 100 W
CHC Data
CHD Data
Receiver chip #2
ADS58C48
Make = 1
S0443-01
Figure 63. LVDS Strength Doubling - Example Application
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
59
ADS58C48
SLAS689 – MAY 2010
www.ti.com
Parallel CMOS Interface
In the CMOS mode, each data bit is output on separate pin as CMOS voltage level, every clock cycle. The rising
edge of the output clock CLKOUT can be used to latch data in the receiver.
Switching noise (caused by CMOS output data transitions) can couple into the analog inputs and degrade the
SNR. The coupling and SNR degradation increases as the output buffer drive is made stronger. To minimize this,
the CMOS output buffers are designed with controlled drive strength. The default drive strength ensures wide
data stable window provided the data outputs have minimal load capacitance. It is recommended to use short
traces (1 to 2 inches) terminated with not more than 5-pF load capacitance.
For sampling frequencies greater than 150 MSPS, it is recommended to use an external clock to capture data.
The delay from input clock to output data and the data valid times are specified for the higher sampling
frequencies. These timings can be used to delay the input clock appropriately and use it to capture the data.
CLKOUT
CHX_D0
CHX_D1
CHX_D2
11-Bit Data
·
·
·
·
·
·
CHX_D9
CHX_D10
ADS58C48
X = channels A, B, C and D
S0444-01
Figure 64. CMOS Interface
60
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
Use external clock buffer
Input clock
(> 150 MSPS)
Receiver (FPGA, ASIC etc)
Flip-flops
CHx_D0
Output Buffers
CMOS
CLKOUT
CHx_D1
CHx_D2
Clock_in
D0_in
D1_in
D2_in
11 Bit ADC Data
CHx_D9
D12_in
D13_in
CHx_D10
ADS58C48
Use short traces between ADC output
and receiver pins (1 to 2 inches)
Figure 65. Data Capture with CMOS Interface
CMOS Interface Power Dissipation
With CMOS outputs, the DRVDD current scales with the sampling frequency and the load capacitance on every
output pin. The maximum DRVDD current occurs when each output bit toggles between 0 and 1 every clock
cycle. In actual applications, this condition is unlikely to occur. The actual DRVDD current would be determined
by the average number of output bits switching, which is a function of the sampling frequency and the nature of
the analog input signal.
Digital current due to CMOS output switching = CL x DRVDD x (N x FAVG),
where CL = load capacitance, N x FAVG = average number of output bits switching.
Output Data Format
Two output data formats are supported – 2s complement and offset binary. They can be selected using the serial
interface register bit .
In the event of an input voltage overdrive, the digital outputs go to the appropriate full scale level. For a positive
overdrive, the output code is 0x7FF in offset binary output format, and 0x3FF in 2s complement output format.
For a negative input overdrive, the output code is 0x0000 in offset binary output format and 0x400 in 2s
complement output format.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
61
ADS58C48
SLAS689 – MAY 2010
www.ti.com
BOARD DESIGN CONSIDERATIONS
For EVM board information, refer to the ADS58C48 EVM User's Guide (SLAU313).
Grounding
A single ground plane is sufficient to give good performance, provided the analog, digital, and clock sections of
the board are cleanly partitioned. See the EVM User's Guide (SLAU313) for details on layout and grounding.
Exposed Pad
In addition to providing a path for heat dissipation, the pad is also electrically connected to analog and digital
ground internally. So, it is necessary to solder the exposed pad to the ground plane for best thermal and
electrical performance. For detailed information, see application notes.
DEFINITION OF SPECIFICATIONS
Analog Bandwidth – The analog input frequency at which the power of the fundamental is reduced by 3 dB with
respect to the low-frequency value.
Aperture Delay – The delay in time between the rising edge of the input sampling clock and the actual time at
which the sampling occurs. This delay is different across channels. The maximum variation is specified as
aperture delay variation (channel-to-channel).
Aperture Uncertainty (Jitter) – The sample-to-sample variation in aperture delay.
Clock Pulse Width/Duty Cycle – The duty cycle of a clock signal is the ratio of the time the clock signal remains
at a logic high (clock pulse width) to the period of the clock signal. Duty cycle is typically expressed as a
percentage. A perfect differential sine-wave clock results in a 50% duty cycle.
Maximum Conversion Rate – The maximum sampling rate at which specified operation is given. All parametric
testing is performed at this sampling rate unless otherwise noted.
Minimum Conversion Rate – The minimum sampling rate at which the ADC functions.
Differential Nonlinearity (DNL) – An ideal ADC exhibits code transitions at analog input values spaced exactly
1 LSB apart. The DNL is the deviation of any single step from this ideal value, measured in units of LSBs.
Integral Nonlinearity (INL) – The INL is the deviation of the ADC transfer function from a best fit line determined
by a least squares curve fit of that transfer function, measured in units of LSBs.
Gain Error – Gain error is the deviation of the ADC actual input full-scale range from its ideal value. The gain
error is given as a percentage of the ideal input full-scale range. Gain error has two components: error as a
result of reference inaccuracy and error as a result of the channel. Both errors are specified independently as
EGREF and EGCHAN.
To a first-order approximation, the total gain error is ETOTAL ~ EGREF + EGCHAN.
For example, if ETOTAL = ±0.5%, the full-scale input varies from (1 – 0.5/100) x FSideal to (1 + 0.5/100) x FSideal.
Offset Error – The offset error is the difference, given in number of LSBs, between the ADC actual average idle
channel output code and the ideal average idle channel output code. This quantity is often mapped into millivolts.
Temperature Drift – The temperature drift coefficient (with respect to gain error and offset error) specifies the
change per degree Celsius of the parameter from TMIN to TMAX. It is calculated by dividing the maximum deviation
of the parameter across the TMIN to TMAX range by the difference TMAX – TMIN.
Signal-to-Noise Ratio – SNR is the ratio of the power of the fundamental (PS) to the noise floor power (PN),
excluding the power at dc and the first nine harmonics.
SNR = 10Log10
PS
PN
(1)
SNR is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the
reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter
full-scale range.
62
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
ADS58C48
www.ti.com
SLAS689 – MAY 2010
Signal-to-Noise and Distortion (SINAD) – SINAD is the ratio of the power of the fundamental (PS) to the power
of all the other spectral components including noise (PN) and distortion (PD), but excluding dc.
SINAD = 10Log10
PS
PN + PD
(2)
SINAD is either given in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the
reference, or dBFS (dB to full-scale) when the power of the fundamental is extrapolated to the converter
full-scale range.
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
63
ADS58C48
SLAS689 – MAY 2010
www.ti.com
Effective Number of Bits (ENOB) – ENOB is a measure of the converter performance as compared to the
theoretical limit based on quantization noise.
ENOB =
SINAD - 1.76
6.02
(3)
Total Harmonic Distortion (THD) – THD is the ratio of the power of the fundamental (PS) to the power of the
first nine harmonics (PD).
THD = 10Log10
PS
PN
(4)
THD is typically given in units of dBc (dB to carrier).
Spurious-Free Dynamic Range (SFDR) – The ratio of the power of the fundamental to the highest other
spectral component (either spur or harmonic). SFDR is typically given in units of dBc (dB to carrier).
Two-Tone Intermodulation Distortion – IMD3 is the ratio of the power of the fundamental (at frequencies f1
and f2) to the power of the worst spectral component at either frequency 2f1 – f2 or 2f2 – f1. IMD3 is either given
in units of dBc (dB to carrier) when the absolute power of the fundamental is used as the reference, or dBFS (dB
to full-scale) when the power of the fundamental is extrapolated to the converter full-scale range.
DC Power-Supply Rejection Ratio (DC PSRR) – DC PSSR is the ratio of the change in offset error to a change
in analog supply voltage. The dc PSRR is typically given in units of mV/V.
AC Power-Supply Rejection Ratio (AC PSRR) – AC PSRR is the measure of rejection of variations in the
supply voltage by the ADC. If ΔVSUP is the change in supply voltage and ΔVOUT is the resultant change of the
ADC output code (referred to the input), then:
DVOUT
PSRR = 20Log 10
(Expressed in dBc)
DVSUP
(5)
Voltage Overload Recovery – The number of clock cycles taken to recover to less than 1% error after an
overload on the analog inputs. This is tested by separately applying a sine wave signal with 6 dB positive and
negative overload. The deviation of the first few samples after the overload (from the expected values) is noted.
Common-Mode Rejection Ratio (CMRR) – CMRR is the measure of rejection of variation in the analog input
common-mode by the ADC. If ΔVCM_IN is the change in the common-mode voltage of the input pins and ΔVOUT is
the resulting change of the ADC output code (referred to the input), then:
DVOUT
CMRR = 20Log10
(Expressed in dBc)
DVCM
(6)
Crosstalk (only for multi-channel ADCs) – This is a measure of the internal coupling of a signal from an
adjacent channel into the channel of interest. It is specified separately for coupling from the immediate
neighboring channel (near-channel) and for coupling from channel across the package (far-channel). It is usually
measured by applying a full-scale signal in the adjacent channel. Crosstalk is the ratio of the power of the
coupling signal (as measured at the output of the channel of interest) to the power of the signal applied at the
adjacent channel input. It is typically expressed in dBc.
64
Submit Documentation Feedback
Copyright © 2010, Texas Instruments Incorporated
Product Folder Link(s) :ADS58C48
PACKAGE OPTION ADDENDUM
www.ti.com
10-Dec-2020
PACKAGING INFORMATION
Orderable Device
Status
(1)
Package Type Package Pins Package
Drawing
Qty
Eco Plan
(2)
Lead finish/
Ball material
MSL Peak Temp
Op Temp (°C)
Device Marking
(3)
(4/5)
(6)
ADS58C48IPFP
ACTIVE
HTQFP
PFP
80
96
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
ADS58C48I
ADS58C48IPFPR
ACTIVE
HTQFP
PFP
80
1000
RoHS & Green
NIPDAU
Level-3-260C-168 HR
-40 to 85
ADS58C48I
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance
do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may
reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of
工商网监
湘ICP备2023018690号
