ADS7809U/1KG4

ADS7809 7809 ADS SBAS017C – NOVEMBER 1996 – REVISED OCTOBER 2006 16-Bit 10µs Serial CMOS Sampling ANALOG-TO-DIGITAL CONVERTER FEATURES DESCRIPTION ● 100kHz SAMPLING RATE ● 86dB SINAD WITH 20kHz INPUT ● ±2LSB INL ● DNL: 16 Bits No Missing Codes ● SIX SPECIFIED INPUT RANGES ● SERIAL OUTPUT ● SINGLE +5V SUPPLY OPERATION ● PIN-COMPATIBLE WITH 12-BIT ADS7808 ● USES INTERNAL OR EXTERNAL REFERENCE ● 100mW MAX POWER DISSIPATION ● 0.3" SO-20 ● SIMPLE DSP INTERFACE The ADS7809 is a complete 16-bit sampling Analog-toDigital (A/D) converter using state-of-the-art CMOS structures. It contains a 16-bit capacitor-based Successive Approximation Register (SAR) A/D converter with sample-andhold, reference, clock, and a serial data interface. Data can be outputted using the internal clock, or can be synchronized to an external data clock. The ADS7809 also provides an output synchronization pulse for ease of use with standard DSP processors. The ADS7809 is specified at a 100kHz sampling rate, and specified over the full temperature range. Laser-trimmed scaling resistors provide various input ranges including ±10V and 0V to 5V, while an innovative design operates from a single +5V supply, with power dissipation under 100mW. The ADS7809 is available in a 0.3" SO-20, and is fully specified for operation over the industrial –40°C to +85°C range. R/C CS Power Down Successive Approximation Register and Control Logic Clock 20kΩ CDAC R1IN 10kΩ BUSY R2IN Serial 20kΩ 5kΩ Data Comparator R3IN CAP Data Clock Out Serial Data Buffer Internal +2.5V Ref 4kΩ REF Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. Copyright © 1996-2006, Texas Instruments Incorporated PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. www.ti.com ELECTROSTATIC DISCHARGE SENSITIVITY ABSOLUTE MAXIMUM RATINGS(1) Analog Inputs: R1IN .......................................................................... ±25V R2IN .......................................................................... ±25V R3IN .......................................................................... ±25V REF ................................. VANA + 0.3V to AGND2 – 0.3V CAP ....................................... Indefinite Short to AGND2, ......................................................................... Momentary Short to VANA Ground Voltage Differences: DGND, AGND2 ................................. ±0.3V VANA ...................................................................................................... 7V VDIG to VANA ....................................................................................... +0.3 VDIG ....................................................................................................... 7V Digital Inputs ............................................................ –0.3V to VDIG + 0.3V Maximum Junction Temperature .................................................. +165°C Internal Power Dissipation ............................................................ 700mW Lead Temperature (soldering, 10s) .............................................. +300°C This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. NOTE: (1) Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods may affect device reliability. PACKAGE/ORDERING INFORMATION(1) PRODUCT MINIMUM SIGNAL-TOMAXIMUM NO MISSING (NOISE + LINEARITY CODE LEVEL DISTORTION) ERROR (LSB) (LSB) RATIO (dB) PACKAGELEAD PACKAGE DESIGNATOR SPECIFIED TEMPERATURE RANGE PACKAGE MARKING ORDERING NUMBER TRANSPORT MEDIA, QUANTITY ADS7809UB ADS7809U ADS7809U/1K ADS7809UB Rail, 38 Tape and Reel, 1000 Rail, 38 " ADS7809UB/1K Tape and Reel, 1000 ADS7809U " ADS7809UB ±3 15 83 SO-20 DW –40°C to +85°C ADS7809U " " " ±2 16 86 " " " " " " " " " " " " " " NOTE: (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com. 2 ADS7809 www.ti.com SBAS017C ELECTRICAL CHARACTERISTICS At TA = –40°C to +85°C, fS = 100kHz, VDIG = VANA = +5V, using internal reference and fixed resistors (see Figure 4), unless otherwise specified. ADS7809U PARAMETER CONDITIONS MIN TYP RESOLUTION DC ACCURACY Integral Linearity Error Differential Linearity Error No Missing Codes Transition Noise(2) Full-Scale Error(3,4) Full-Scale Error Drift Full-Scale Error(3,4) Full-Scale Error Drift Bipolar Zero Error(3) Bipolar Zero Error Drift Unipolar Zero Error(3) Unipolar Zero Error(3) Unipolar Zero Error Drift Recovery to Rated Accuracy after Power-Down Power-Supply Sensitivity (VDIG = VANA = VD) AC ACCURACY Spurious-Free Dynamic Range Total Harmonic Distortion Signal-to-(Noise + Distortion) Signal-to-Noise Full-Power Bandwidth(6) SAMPLING DYNAMICS Aperture Delay Transient Response Overvoltage Recovery(7) REFERENCE Internal Reference Voltage Internal Reference Source Current (Must use external buffer) External Reference Voltage Range For Specified Linearity External Reference Current Drain DIGITAL INPUTS Logic Levels VIL VIH(8) IIL IIH TYP MAX UNITS ✻ Bits ±10, 0V to 5V, etc. (See Table I) See Table I 35 ✻ Acquire and Convert 10 ±3 +3, –2 15 ±7 ±2 ±2 ±2 1 90 83 83 100 –100 88 30 88 250 ±2 ±1 LSB(1) LSB Bits LSB % ppm/°C % ppm/°C mV ppm/°C mV mV ppm/°C ms ✻ ✻ ±0.5 ✻ ✻ ±10 ✻ ✻ ±5 ±3 ✻ ✻ ✻ ✻ ✻ 96 –90 86 86 ✻ ✻ ✻ 32 ✻ ✻ –94 ✻ 40 FS Step ✻ 2 ✻ 150 No Load µs kHz ✻ ±0.5 ±8 +4.75V < VD < +5.25V fIN = 20kHz fIN = 20kHz fIN = 20kHz –60dB Input fIN = 20kHz ✻ 16 1.3 Ext. 2.5000V Ref Ext. 2.5000V Ref Bipolar Ranges Bipolar Ranges 0V to 10V Ranges 0V to 4V, 0V to 5V Ranges Unipolar Ranges 1µF Capacitor to CAP pF ✻ 100 LSB dB(5) dB dB dB dB kHz ns µs ns 2.48 2.5 1 2.52 ✻ ✻ ✻ ✻ V µA 2.3 2.5 2.7 ✻ ✻ ✻ V ✻ µA ✻ ✻ ✻ ✻ V V µA µA Ext. 2.5000V Ref 100 –0.3 +2.0 VIL = 0V VIH = 5V ADS7809 SBAS017C MIN 16 ANALOG INPUT Voltage Ranges Impedance Capacitance THROUGHPUT SPEED Complete Cycle Throughput Rate ADS7809UB MAX www.ti.com +0.8 VD + 0.3V ±10 ±10 ✻ ✻ 3 ELECTRICAL CHARACTERISTICS (Cont.) At TA = –40°C to +85°C, fS = 100kHz, VDIG = VANA = +5V, using internal reference and fixed resistors as shown in Figure 4, unless otherwise specified. ADS7809U PARAMETER DIGITAL OUTPUTS Data Format Data Co Pipeline Delay Data Clock Internal (Output Only When Transmitting Data) External (Can Run Continually) VOL VOH Leakage Current Output Capacitance POWER SUPPLIES Specified Performance VDIG VANA IDIG IANA Power Dissipation: PWRD LOW PWRD HIGH MIN EXT/INT LOW Serial 16 bits Binary Two’s Complement or Straight Binary Conversion results only available after completed conversion. Selectable for internal or external data clock 2.3 ✻ EXT/INT HIGH 0.1 ISINK = 1.6mA ISOURCE = 500µA High-Z State, VOUT = 0V to VDIG High-Z State TYP ADS7809UB CONDITIONS MAX MIN 10 TYP ✻ +0.4 +4.75 +4.75 +5 +5 0.3 16 VANA = VDIG = 5V, fS = 100kHz MHz ✻ ±5 ✻ 15 ✻ pF ✻ ✻ V V mA mA mW µW +5.25 +5.25 ✻ ✻ ✻ ✻ ✻ ✻ ✻ 100 –40 –55 –65 MHz V V µA ✻ 50 TEMPERATURE RANGE Specified Performance Derated Performance Storage Thermal Resistance (θJA) SO UNITS ✻ ✻ +4 Must be ≤ VANA MAX +85 +125 +150 75 ✻ ✻ ✻ ✻ ✻ ✻ ✻ °C °C °C °C/W ✻ Same as specification for ADS7809U. NOTES: (1) LSB means Least Significant Bit. For the ±10V input range, one LSB is 305µV. (2) Typical rms noise at worst case transitions and temperatures. (3) As measured with fixed resistors shown in Figure 4. Adjustable to zero with external potentiometer. (4) For bipolar input ranges, full-scale error is the worst case of –Full Scale or +Full Scale untrimmed deviation from ideal first and last code transitions, divided by the transition voltage (not divided by the full-scale range) and includes the effect of offset error. For unipolar input ranges, full-scale error is the deviation of the last code transition divided by the transition voltage. It also includes the effect of offset error. (5) All specifications in dB are referred to a full-scale ±10V input. (6) Full-Power Bandwidth defined as Full-Scale input frequency at which Signal-to-(Noise + Distortion) degrades to 60dB. (7) Recovers to specified performance after 2 • FS input overvoltage. (8) The minimum VIH level for the DATACLK signal is 3V. 4 ADS7809 www.ti.com SBAS017C PIN ASSIGNMENTS PIN # NAME 1 R1IN DESCRIPTION 2 AGND1 3 R2IN Analog Input. See Table I and Figure 4 for input range connections. Analog Ground. Used internally as ground reference point. Minimal current flow. Analog Input. See Table I and Figure 4 for input range connections. 4 R3IN Analog Input. See Table I and Figure 4 for input range connections. 5 CAP Reference Buffer Capacitor. 2.2µF Tantalum to ground. 6 REF Reference Input/Output. Outputs internal 2.5V reference. Can also be driven by external system reference. In both cases, bypass to ground with a 2.2µF Tantalum capacitor. 7 AGND2 Analog Ground 8 SB/BTC Select Straight Binary or Binary Two’s Complement data output format. If HIGH, data will be output in a Straight Binary format. If LOW, data will be output in a Binary Two’s Complement format. 9 EXT/INT Select External or Internal Clock for transmitting data. If HIGH, data will be output synchronized to the clock input on DATACLK. If LOW, a convert command will initiate the transmission of the data from the previous conversion, along with 16 clock pulses output on DATACLK. 10 DGND Digital Ground 11 SYNC Synch Output. If EXT/INT is HIGH, either a rising edge on R/C with CS LOW or a falling edge on CS with R/C HIGH will output a pulse on SYNC synchronized to the external DATACLK. 12 DATACLK 13 DATA 14 TAG Tag Input for use in external clock mode. If EXT/INT is HIGH, digital data input on TAG will be output on DATA with a delay of 16 DATACLK pulses as long as CS is LOW and R/C is HIGH. See Figure 3. 15 R/C Read/Convert Input. With CS LOW, a falling edge on R/C puts the internal sample-and-hold into the hold state and starts a conversion. When EXT/INT is LOW, this also initiates the transmission of the data results from the previous conversion. If EXT/INT is HIGH, a rising edge on R/C with CS LOW, or a falling edge on CS with R/C HIGH, transmits a pulse on SYNC and initiates the transmission of data from the previous conversion. Either an input or an output depending on the EXT/INT level. Output data will be synchronized to this clock. If EXT/INT is LOW, DATACLK will transmit 16 pulses after each conversion, and then remain LOW between conversions. Serial Data Output. Data will be synchronized to DATACLK, with the format determined by the level of SB/BTC. In the external clock mode, after 16 bits of data, the ADS7809 will output the level input on TAG as long as CS is LOW and R/C is HIGH (see Figure 3). If EXT/INT is LOW, data will be valid on both the rising and falling edges of DATACLK, and between conversions DATA will stay at the level of the TAG input when the conversion was started. 16 CS 17 BUSY Busy Output. Falls when a conversion is started, and remains LOW until the conversion is completed and the data is latched into the output shift register. CS or R/C must be HIGH when BUSY rises, or another conversion will start without time for signal acquisition. Chip Select. Internally OR’ed with R/C. 18 PWRD Power Down Input. If HIGH, conversions are inhibited and power consumption is significantly reduced. Results from the previous conversion are maintained in the output shift register. 19 VANA Analog Supply Input. Nominally +5V. Connect directly to pin 20, and decouple to ground with 0.1µF ceramic and 10µF tantalum capacitors. 20 VDIG Digital Supply Input. Nominally +5V. Connect directly to pin 19. Must be ≤ VANA. PIN CONFIGURATION R1IN 1 20 VDIG AGND1 2 19 VANA R2IN 3 18 PWRD R3IN 4 17 BUSY CAP 5 REF 6 15 R/C AGND2 7 14 TAG SB/BTC 8 13 DATA EXT/INT 9 DGND 10 ADS7809 ANALOG INPUT RANGE CONNECT R1IN VIA 200Ω TO ±10V ±5V ±3.33V 0V to 10V 0V to 5V 0V to 4V VIN AGND VIN AGND AGND VIN CONNECT R2IN VIA 100Ω CONNECT R3IN TO TO AGND VIN VIN VIN AGND AGND IMPEDANCE CAP CAP CAP AGND VIN VIN 22.9kΩ 13.3kΩ 10.7kΩ 13.3kΩ 10.0kΩ 10.7kΩ TABLE I. Input Range Connections. See Figure 4 for complete information. 16 CS t1 CS, R/C t3 BUSY t2 12 DATACLK t4 t5 11 SYNC MODE Acquire Convert Acquire t6 t7 FIGURE 1. Basic Conversion Timing. ADS7809 SBAS017C www.ti.com 5 SYMBOL DESCRIPTION MIN t1 t2 t3 t4 t5 t6 t7 t6 + t7 t8 t9 t10 t11 t12 t13 t14 t15 t16 t17 t18 t19 t20 Convert Pulse Width BUSY Delay BUSY LOW BUSY Delay After End of Conversion Aperture Delay Conversion Time Acquisition Time Throughput Time R/C LOW to DATACLK Delay DATACLK Period Data Valid to DATACLK HIGH Delay Data Valid After DATACLK LOW Delay External DATACLK External DATACLK HIGH External DATACLK LOW DATACLK HIGH Setup Time R/C to CS Setup Time SYNC Delay After DATACLK HIGH Data Valid Delay CS to Rising Edge Delay Data Available after CS LOW 40 TYP 220 40 7.6 20 100 100 20 30 20 10 15 25 25 6 MAX UNITS 6000 65 8 ns ns µs ns ns µs µs µs ns ns ns ns ns ns ns ns ns ns ns ns µs 8 2 10 9 450 440 75 125 t12 + 5 35 55 TABLE II. Conversion and Data Timing. TA = –40°C to +85°C. t8 R/C t9 t1 1 DATACLK 2 3 15 16 Bit 13 Valid Bit 1 Valid LSB Valid t11 t10 SDATA MSB Valid Bit 14 Valid t2 t3 BUSY FIGURE 2. Serial Data Timing Using Internal Clock. (CS , EXT/INT and TAG Tied LOW.) 6 ADS7809 www.ti.com SBAS017C SPECIFIC FUNCTION CS R/C Initiate Conversion and Output Data Using Internal Clock 1>0 0 1 0 Output 0 x 0 1>0 1 0 Output 0 x 1>0 0 1>0 0 1>0 1 1 1 1 1 1 1 Input Input Input 0 0 x x x x 1>0 1 0 1 Input 0 x 0 0>1 0 1 Input 0 x Incorrect Conversions 0 0 0>1 x x 0 x CS or R/C must be HIGH or a new conversion will be initiated without time for acquisition. Power-Down x x x x x x x x x x 0 1 x x Analog circuitry powered. Conversion can proceed. Analog circuitry disabled. Data from previous conversion maintained in output registers. Selecting Output Format x x x x x x x x x x x x 0 1 Serial data is output in Binary Two’s Complement format. Serial data is output in Straight Binary format. Initiate Conversion and Output Data Using External Clock BUSY EXT/INT DATACLK PWRD SB/BTC OPERATION Initiates conversion “n”. Data from conversion “n – 1” clocked out on DATA synchronized to 16 clock pulses output on DATACLK. Initiates conversion “n”. Data from conversion “n – 1” clocked out on DATA synchronized to 16 clock pulses output on DATACLK. Initiates conversion “n”. Initiates conversion “n”. Outputs a pulse on SYNC followed by data from conversion “n” clocked out synchronized to external DATACLK. Outputs a pulse on SYNC followed by data from conversion “n – 1” clocked out synchronized to external DATACLK.(1) Conversion “n” in process. Outputs a pulse on SYNC followed by data from conversion “n – 1” clocked out synchronized to external DATACLK .(1) Conversion “n” in process. NOTE: (1) See Figure 3b for constraints on previous data valid during conversion. TABLE III. Control Truth Table. DIGITAL OUTPUT BINARY TWO’S COMPLEMENT (SB/BTC LOW) ANALOG INPUT DESCRIPTION Full-Scale Range Least Significant Bit (LSB) +Full Scale (FS – 1LSB) Midscale One LSB Below Midscale –Full Scale ±10 ±5 ±3.33V 0V to 10V 0V to 5V 0V to 4V 305µV 153µV 102µV 153µV 76µV 61µV 9.999695V 4.999847V 3.333231V 9.999847V 4.999924V 3.999939V 0V 0V 0V –305µV –153µV –102µV –10V –5V –3.333333V 5V 2.5V 2V 4.999847V 2.499924V 1.999939V 0V 0V 0V STRAIGHT BINARY (SB/BTC HIGH) BINARY CODE HEX CODE BINARY CODE HEX CODE 0111 1111 1111 1111 7FFF 1111 1111 1111 1111 FFFF 0000 0000 0000 0000 0000 1000 0000 0000 0000 8000 1111 1111 1111 1111 FFFF 0111 1111 1111 1111 7FFF 1000 0000 0000 0000 8000 0000 0000 0000 0000 0000 TABLE IV. Output Codes and Ideal Input Voltages. ADS7809 SBAS017C www.ti.com 7 www.ti.com FIGURE 3a. Conversion and Read Timing with External Clock. (EXT/INT Tied High.) Read After Conversion. 8 t12 t13 t14 1 0 2 3 4 13 14 EXTERNAL DATACLK t1 t19 t15 CS t16 R/C t2 BUSY SYNC t16 t17 t12 t18 DATA TAG Tag 0 Bit 15 (MSB) Bit 14 Bit 1 Bit 0 (LSB) Tag 0 Tag 1 Tag 1 Tag 2 Tag 15 Tag 16 Tag 17 Tag 18 Tag 19 SBAS017C ADS7809 Tag 19 Tag 18 Tag 1 Tag 1 t1 t17 t15 Tag 0 t12 t18 t20 Bit 15 (MSB) Tag 16 Bit 0 (LSB) Tag 0 Tag 17 t19 t14 t2 t12 TAG DATA SYNC BUSY R/C CS EXTERNAL DATACLK t16 t13 FIGURE 3b. Conversion and Read Timing with External Clock. (EXT/INT Tied High.) Read During Conversion (Previous Conversion Results). ADS7809 SBAS017C www.ti.com 9 Input Range With Trim (Adjust offset first at 0V, then adjust gain) Without Trim 200Ω 200Ω R1IN R1IN AGND1 AGND1 100Ω 100Ω VIN R2IN 33.2kΩ R3IN R2IN VIN 33.2kΩ 0V-10V R3IN +5V 2.2µF CAP + 2.2µF CAP 50kΩ 576kΩ REF 2.2µF + +5V REF 50kΩ + + 2.2µF AGND2 AGND2 200Ω 200Ω R1IN R1IN AGND1 AGND1 100Ω 100Ω R2IN 33.2kΩ R2IN 33.2kΩ R3IN VIN R3IN VIN +5V 0V-5V CAP CAP +5V + 2.2µF REF 576kΩ + 50kΩ 2.2µF REF 50kΩ + 2.2µF 2.2µF AGND2 AGND2 200Ω 200Ω VIN R1IN VIN R1IN AGND1 AGND1 100Ω 100Ω R2IN R2IN R3IN R3IN 33.2kΩ +5V CAP + 0V-4V 33.2kΩ +5V + 2.2µF 576kΩ 2.2µF REF 2.2µF + + 50kΩ REF 50kΩ 2.2µF AGND2 CAP + AGND2 FIGURE 4a. Offset/Gain Circuits for Unipolar Input Ranges. 10 ADS7809 www.ti.com SBAS017C Input Range With Trim (Adjust offset first at 0V, then adjust gain) Without Trim 200Ω 200Ω VIN R1IN VIN R1IN AGND1 AGND1 100Ω 100Ω R2IN R2IN ±10V +5V R3IN 33.2kΩ 33.2kΩ R3IN 50kΩ +5V CAP + REF 2.2µF CAP + 2.2µF 576kΩ 2.2µF REF 50kΩ + 2.2µF + AGND2 AGND2 200Ω 200Ω R1IN R1IN AGND1 AGND1 100Ω 100Ω R2IN VIN 33.2kΩ R2IN VIN 33.2kΩ R3IN 2.2µF +5V CAP + REF 2.2µF CAP +5V 50kΩ 2.2µF R3IN + ± 5V 576kΩ REF 50kΩ + + 2.2µF AGND2 AGND2 200Ω 200Ω VIN R1IN 100Ω VIN AGND1 R1IN AGND1 100Ω R2IN R2IN R3IN 33.2kΩ 2.2µF +5V CAP ±3.3V R3IN 33.2kΩ + CAP +5V 50kΩ + REF 2.2µF + 576kΩ REF 50kΩ + 2.2µF AGND2 2.2µF AGND2 FIGURE 4b. Offset/Gain Circuits for Bipolar Input Ranges. ADS7809 SBAS017C www.ti.com 11 Revision History DATE REVISION PAGE SECTION 10/06 C 3 Absolute Maximum Ratings DESCRIPTION CAP and REF were switched. NOTE: Page numbers for previous revisions may differ from page numbers in the current version. 12 ADS7809 www.ti.com SBAS017C PACKAGE OPTION ADDENDUM www.ti.com 7-Oct-2021 PACKAGING INFORMATION Orderable Device Status (1) Package Type Package Pins Package Drawing Qty Eco Plan (2) Lead finish/ Ball material MSL Peak Temp Op Temp (°C) Device Marking (3) (4/5) (6) ADS7809U ACTIVE SOIC DW 20 25 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7809U ADS7809U/1K ACTIVE SOIC DW 20 1000 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7809U ADS7809U/1KE4 ACTIVE SOIC DW 20 1000 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7809U ADS7809UB ACTIVE SOIC DW 20 25 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7809U B ADS7809UB/1K ACTIVE SOIC DW 20 1000 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7809U B ADS7809UE4 ACTIVE SOIC DW 20 25 RoHS & Green Call TI Level-3-260C-168 HR -40 to 85 ADS7809U (1) The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. (2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free". RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of